数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PM0215 数据表(PDF) 36 Page - STMicroelectronics

部件名 PM0215
功能描述  STM32F0xxx Cortex-M0 programming manual
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PM0215 数据表(HTML) 36 Page - STMicroelectronics

Back Button PM0215 Datasheet HTML 32Page - STMicroelectronics PM0215 Datasheet HTML 33Page - STMicroelectronics PM0215 Datasheet HTML 34Page - STMicroelectronics PM0215 Datasheet HTML 35Page - STMicroelectronics PM0215 Datasheet HTML 36Page - STMicroelectronics PM0215 Datasheet HTML 37Page - STMicroelectronics PM0215 Datasheet HTML 38Page - STMicroelectronics PM0215 Datasheet HTML 39Page - STMicroelectronics PM0215 Datasheet HTML 40Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 91 page
background image
The STM32 Cortex-M0 instruction set
PM0215
36/91
Doc ID 022979 Rev 1
3.3
About the instruction descriptions
The following sections give more information about using the instructions:
Operands on page 36
Restrictions when using PC or SP on page 36
Shift operations on page 36
Address alignment on page 39
PC-relative expressions on page 39
Conditional execution on page 39
3.3.1
Operands
An instruction operand can be:
an ARM register,
a constant,
or another instruction-specific parameter.
Instructions act on the operands and often store the result in a destination register.
When there is a destination register in the instruction, it is usually specified before the
operands. Operands in some instructions are flexible in that they can either be a register or
a constant (see Shift operations).
3.3.2
Restrictions when using PC or SP
Many instructions have restrictions on whether you can use the program counter (PC) or
stack pointer (SP) for the operands or destination register. See instruction descriptions for
more information.
Bit[0] of any address written to the PC with a BX, BLX or POP instruction must be 1 for
correct execution, because this bit indicates the required instruction set, and the Cortex-M0
processor only supports thumb instructions. When a BL or BLX instruction writes the value
of bit[0] into the LR it is automatically assigned the value 1.
3.3.3
Shift operations
Register shift operations move the bits in a register left or right by a specified number of bits,
the shift length. Register shift can be performed directly by the instructions ASR, LSR, LSL
and ROR. The result is written to a destination register.
The permitted shift lengths depend on the shift type and the instruction (see the individual
instruction description).
If the shift length is 0, no shift occurs.
Register shift operations update the carry flag except when the shift length is 0.
The following sub-sections describe the various shift operations and how they affect the
carry flag. In these descriptions, Rm is the register containing the value to be shifted, and n is
the shift length.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com