PM0215 datasheet(14/91 Pages) STMICROELECTRONICS

14 / 91 page

The STM32 Cortex-M0 processor

PM0215

14/91

Doc ID 022979 Rev 1

Application program status register

Contains the current state of The condition flags from previous instruction executions. See

the register summary in Table 3 on page 12 for its attributes.

Interrupt program status register

Contains the exception type number of the current Interrupt Service Routine (ISR). See the

Table 5.

APSR bit definitions

Bits

Description

Bit 31

N: Negative or less than flag:

0: Operation result was positive, zero, greater than, or equal

1: Operation result was negative or less than.

Bit 30

Z: Zero flag:

0: Operation result was not zero

1: Operation result was zero.

Bit 29

C: Carry or borrow flag:

0: Add operation did not result in a carry bit or subtract operation resulted in a

borrow bit

1: Add operation resulted in a carry bit or subtract operation did not result in a

borrow bit.

Bit 28

V: Overflow flag:

0: Operation did not result in an overflow

1: Operation resulted in an overflow.

Bits 27:0

Reserved.

Table 6.

IPSR bit definitions

Bits

Description

Bits 31:6

Reserved

Bits 5:0

ISR_NUMBER: This is the number of the current exception, see Exception types on

page 22 for more information:

0: Thread mode

1: Resetrved

2: NMI

3: Hard fault

4-10: Reserved

11: SVCall

12: Reserved

13: Reserved

14: PendSV

15: SysTick/Reserved

16: IRQ0

....

47: IRQ31 (see STM32 product reference manual/datasheet for interrupt mapping

information)

48-63: Reserved

PM0215 数据表(PDF) 14 Page - STMicroelectronics

PM0215 数据表(HTML) 14 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载