PIC16F84A datasheet(29/68 Pages) MICROCHIP

29 / 68 page

PIC16F84A

Preliminary

DS35007A-page 29

6.8.1

INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered:

either rising if INTEDG bit (OPTION_REG<6>) is set,

or falling, if INTEDG bit is clear. When a valid edge

appears

the

RB0/INT

pin,

the

INTF

bit

(INTCON<1>) is set. This interrupt can be disabled by

clearing control bit INTE (INTCON<4>). Flag bit INTF

must be cleared in software via the interrupt service

routine before re-enabling this interrupt. The INT

interrupt can wake the processor from SLEEP

(Section 6.11) only if the INTE bit was set prior to going

into SLEEP. The status of the GIE bit decides whether

the processor branches to the interrupt vector

following wake-up.

6.8.2

TMR0 INTERRUPT

An overﬂow (FFh

→ 00h) in TMR0 will set ﬂag bit T0IF

(INTCON<2>). The interrupt can be enabled/disabled

by setting/clearing enable bit T0IE (INTCON<5>)

(Section 4.0).

6.8.3

PORB INTERRUPT

An input change on PORTB<7:4> sets ﬂag bit RBIF

(INTCON<0>). The interrupt can be enabled/disabled

by setting/clearing enable bit RBIE (INTCON<3>)

(Section 3.2).

6.8.4

DATA EEPROM INTERRUPT

At the completion of a data EEPROM write cycle, ﬂag

bit EEIF (EECON1<4>) will be set. The interrupt can be

enabled/disabled by setting/clearing enable bit EEIE

(INTCON<6>) (Section 5.0).

6.9

Context Saving During Interrupts

During an interrupt, only the return PC value is saved

on the stack. Typically, users wish to save key register

values during an interrupt (e.g., W register and STATUS

Example 6-1 stores and restores the STATUS and W

and STATUS_TEMP are the temporary storage

locations for the W and STATUS registers values.

Example 6-1 does the following:

Stores the W register.

Stores the STATUS register in STATUS_TEMP.

Executes the Interrupt Service Routine code.

Restores the STATUS (and bank select bit)

Restores the W register.

EXAMPLE 6-1:

SAVING STATUS AND W REGISTERS IN RAM

PUSH

MOVWF

W_TEMP

; Copy W to TEMP register,

SWAPF

STATUS, W

; Swap status to be saved into W

MOVWF

STATUS_TEMP

; Save status to STATUS_TEMP register

ISR

; Interrupt Service Routine

;

should configure Bank as required

;

POP

SWAPF

STATUS_TEMP, W

; Swap nibbles in STATUS_TEMP register

; and place result into W

MOVWF

STATUS

; Move W into STATUS register

;

(sets bank to original state)

SWAPF

W_TEMP, F

; Swap nibbles in W_TEMP and place result in W_TEMP

SWAPF

W_TEMP, W

; Swap nibbles in W_TEMP and place result into W

Note 1: For a change on the I/O pin to be

recognized, the pulse width must be at

least TCY wide.

PIC16F84A 数据表(PDF) 29 Page - Microchip Technology

PIC16F84A 数据表(HTML) 29 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表下载

链接网址

PIC16F84A 数据表(PDF) 29 Page - Microchip Technology

PIC16F84A 数据表(HTML) 29 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表 下载

链接网址

数据表下载