| 数据搜索系统,热门电子元器件搜索 |
|
PIC16F84A 数据表(PDF) 13 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F84A 数据表(HTML) 13 Page - Microchip Technology |
|
13 / 68 page ![]() PIC16F84A © 1998 Microchip Technology Inc. Preliminary DS35007A-page 13 3.0 I/O PORTS Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin. Additional information on I/O ports may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023). 3.1 PORTA and TRISA Registers PORTA is a 5-bit wide bi-directional port. The corre- sponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, i.e., put the contents of the output latch on the selected pin. Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch. Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. EXAMPLE 3-1: INITIALIZING PORTA BCF STATUS, RP0 ; CLRF PORTA ; Initialize PORTA by ; clearing output ; data latches BSF STATUS, RP0 ; Select Bank 1 MOVLW 0x0F ; Value used to ; initialize data ; direction MOVWF TRISA ; Set RA<3:0> as inputs ; RA4 as output ; TRISA<7:5> are always ; read as '0'. FIGURE 3-1: BLOCK DIAGRAM OF PINS RA3:RA0 Note: On a Power-on Reset, these pins are con- figured as inputs and read as '0'. Note: I/O pins have protection diodes to VDD and VSS. Data bus Q D Q CK Q D Q CK QD EN P N WR Port WR TRIS Data Latch TRIS Latch RD TRIS RD PORT TTL input buffer VSS VDD I/O pin |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |