数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADN2913 数据表(PDF) 32 Page - Analog Devices

部件名 ADN2913
功能描述  Continuous Rate 6.5 Mbps to 8.5 Gbps Clock and Data Recovery IC with Integrated Limiting Amp/EQ
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADN2913 数据表(HTML) 32 Page - Analog Devices

Back Button ADN2913 Datasheet HTML 28Page - Analog Devices ADN2913 Datasheet HTML 29Page - Analog Devices ADN2913 Datasheet HTML 30Page - Analog Devices ADN2913 Datasheet HTML 31Page - Analog Devices ADN2913 Datasheet HTML 32Page - Analog Devices ADN2913 Datasheet HTML 33Page - Analog Devices ADN2913 Datasheet HTML 34Page - Analog Devices ADN2913 Datasheet HTML 35Page - Analog Devices ADN2913 Datasheet HTML 36Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 37 page
background image
ADN2913
Data Sheet
Rev. A | Page 32 of 37
DC-Coupled Application
The inputs to the ADN2913 can also be dc-coupled. This can be
necessary in burst mode applications with long periods of CIDs
and where baseline wander cannot be tolerated. If the inputs to
the ADN2913 are dc-coupled, care must be taken not to violate
the input range and common-mode level requirements of the
ADN2913 (see Figure 33 and Figure 34). If dc coupling is required,
and the output levels of the transimpedance amplifier (TIA) do
not adhere to the levels shown in Figure 33 and Figure 34, level
shifting and/or attenuation must occur between the TIA outputs
and the ADN2913 inputs.
1.2V
0.9V
600mV p-p,
DIFF
600mV p-p,
DIFF
VCM = 1.05V
VCM = 0.65V
INPUT (V)
0.8V
0.5V
Figure 33. Minimum Allowed DC-Coupled Input Levels
1.2V
0.7V
1.0V p-p,
DIFF
1.0V p-p,
DIFF
VCM = 0.95V
VCM = 0.75V
INPUT (V)
1.0V
0.5V
Figure 34. Maximum Allowed DC-Coupled Input Levels
Figure 35 shows 0 dB EQ mode with 50 Ω termination resistors
floated internal to the ADN2913.
50Ω
50Ω
50Ω
ADN2913
VCC
TIA
PIN
NIN
TIA
Figure 35. DC-Coupled Application, 0 dB EQ Input
(Rx Termination Float Mode)
Figure 36 shows the default dc-coupled configuration when
using the 0 dB EQ input. The two terminations are connected
directly to VCC in a normal CML fashion, giving a common
mode that is set by the dc signal strength from the driving chip.
The 0 dB EQ input has a high common-mode range and can
tolerate VCM up to and including VCC.
Figure 37 shows back terminated mode. The switched current
driver is back terminated, with the two VCC supplies having the
same potential.
See the 0 DB EQ section for more information.
50Ω
50Ω
50Ω
VCC
ADN2913
PIN
I
NIN
Figure 36. DC-Coupled Application, 0 dB EQ Input (Normal Mode)
50Ω
50Ω
50Ω
50Ω
50Ω
VCC
VCC
ADN2913
PIN
I
NIN
Figure 37. DC-Coupled Application, 0 dB EQ Input (Back Terminated Mode)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com