数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LP8725TLE-A/NOPB 数据表(PDF) 36 Page - Texas Instruments

Click here to check the latest version.
部件名 LP8725TLE-A/NOPB
功能描述  LP8725 Power Management Unit for Application or Multimedia Processors and Subsystems
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

LP8725TLE-A/NOPB 数据表(HTML) 36 Page - Texas Instruments

Back Button LP8725TLE-A/NOPB Datasheet HTML 32Page - Texas Instruments LP8725TLE-A/NOPB Datasheet HTML 33Page - Texas Instruments LP8725TLE-A/NOPB Datasheet HTML 34Page - Texas Instruments LP8725TLE-A/NOPB Datasheet HTML 35Page - Texas Instruments LP8725TLE-A/NOPB Datasheet HTML 36Page - Texas Instruments LP8725TLE-A/NOPB Datasheet HTML 37Page - Texas Instruments LP8725TLE-A/NOPB Datasheet HTML 38Page - Texas Instruments LP8725TLE-A/NOPB Datasheet HTML 39Page - Texas Instruments LP8725TLE-A/NOPB Datasheet HTML 40Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 46 page
background image
SDA
SCL
S
P
START CONDITION
STOP CONDITION
Data Line
Stable:
Data Valid
Change
of Data
Allowed
SDA
SCL
LP8725
SNVS618G – DECEMBER 2009 – REVISED MAY 2013
www.ti.com
Figure 15. Bit Transfer
Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a
Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is
transferred with the most significant bit first. After each byte, an Acknowledge signal must follow. The following
sections provide further details of this process.
Start and Stop
The Master device on the bus always generates the Start and Stop Conditions (control codes). After a Start
Condition is generated, the bus is considered busy and it retains this status until a certain time after a Stop
Condition is generated. A high-to-low transition of the data line (SDA) while the clock (SCL) is high indicates a
Start Condition. A low-to-high transition of the SDA line while the SCL is high indicates a Stop Condition.
Figure 16. Start and Stop Conditions
In addition to the first Start Condition, a repeated Start Condition can be generated in the middle of a transaction.
This allows another device to be accessed, or a register read cycle.
Acknowledge Cycle
The Acknowledge Cycle consists of two signals: the acknowledge clock pulse the master sends with each byte
transferred, and the acknowledge signal sent by the receiving device. The master generates the acknowledge
clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases the SDA line (permits it to go
high) to allow the receiver to send the acknowledge signal. The receiver must pull down the SDA line during the
acknowledge clock pulse and ensure that SDA remains low during the high period of the clock pulse, thus
signaling the correct reception of the last data byte and its readiness to receive the next byte.
36
Submit Documentation Feedback
Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: LP8725



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com