LP8725TLE-ASLASHNOPB datasheet(9/46 Pages) TI1

9 / 46 page

PWR_ON

Buck 1

0 1 2 3

Buck 2

tON

Timing Code

START UP sequence

SHUT DOWN sequence

is in reverse order of START UP sequence

Buck 1

Buck 2

LDO1

LDO3

START UP

SHUT DOWN

IDLE

Note 4

LDO4

LDO5

LILO 2

LILO 1

4 5 6

6 5 4

LDO2

PWR_ON

PS_HOLD

tOFF

LP8725

www.ti.com

SNVS618G – DECEMBER 2009 – REVISED MAY 2013

Figure 5. LP8725 Startup and Shutdown Sequence if CONFIG=VIN1 Note 1, Note 2

All timing is typical.

tON/OFF 30 ms typ. de-bounce times

tS Programmable time steps. (Typically 64 µs/step.) Time step accuracy is defined by OSC frequency accuracy.

Note 1 STARTUP and SHUTDOWN sequences are defined by registers. Sequences given here are valid if there the

registers are not rewritten via Serial Interface.

Note 2 The timing showed here define time points when LDOs and BUCK are enabled/disabled. Enabling /disabling

process duration depends on voltages and loading conditions. Buck startup duration is typically 170 µs. LDO startup

duration is typically 35 µs. For details please see LDOs and BUCK Electrical Specifications.

Note 4 At this time point registers are reset to POR default values.

Submit Documentation Feedback

Product Folder Links: LP8725

LP8725TLE-A/NOPB 数据表(PDF) 9 Page - Texas Instruments

LP8725TLE-A/NOPB 数据表(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

数据表下载