数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETX3150GGP 数据表(PDF) 10 Page - Texas Instruments

部件名 TNETX3150GGP
功能描述  ThunderSWITCHE 15-PORT 10-/100-MBIT/S ETHERNETE SWITCH
PDF  113 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETX3150GGP 数据表(HTML) 10 Page - Texas Instruments

Back Button TNETX3150GGP Datasheet HTML 6Page - Texas Instruments TNETX3150GGP Datasheet HTML 7Page - Texas Instruments TNETX3150GGP Datasheet HTML 8Page - Texas Instruments TNETX3150GGP Datasheet HTML 9Page - Texas Instruments TNETX3150GGP Datasheet HTML 10Page - Texas Instruments TNETX3150GGP Datasheet HTML 11Page - Texas Instruments TNETX3150GGP Datasheet HTML 12Page - Texas Instruments TNETX3150GGP Datasheet HTML 13Page - Texas Instruments TNETX3150GGP Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 113 page
background image
TNETX3150/TNETX3150A
ThunderSWITCH15-PORT 10-/100-MBIT/S ETHERNETSWITCH
SPWS027F – FEBRUARY 1997 – REVISED SEPTEMBER 1997
10
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
10-/100-Mbit/s MAC interface (ports 01–02) (continued)
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
M01TXD3
C13
M02TXD3
B7
M01TXD2
D13
Transmit data Nibble transmit data is from the TNETX3150/TNETX3150A When MXXTXEN is
M02TXD2
C7
O
Transmit data. Nibble transmit data is from the TNETX3150/TNETX3150A. When MXXTXEN is
asserted, these terminals carry transmit data. Data on these terminals is always synchronous to
M01TXD1
A12
O
,y
y
y
MXXTCLK. If the MWIDTH bit in the port control register and the M00SPEED terminal are set low,
then data is transmitted on M01TXD0 and M02TXD0
M02TXD1
A6
then data is transmitted on M01TXD0 and M02TXD0.
M01TXD0
B12
M02TXD0
B6
M01TXEN
D12
O
Transmit enable. MXXTXEN indicates valid transmit data on MXXTXD.
High
valid transmit data
M02TXEN
A7
O
High = valid transmit data
Low = no valid transmit data
M01TXER
C14
O
Transmit error. MXXTXER allows coding errors to be propagated across the media-independent
interface (MII).
M02TXER
D8
O
()
High = transmit error
Low = no transmit error
10-/100-/200-Mbit/s uplink MAC interface (port 00)
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
M00COL
B14
I
Collision sense. Assertion of M00COL indicates network collision. In full-duplex operation,
M00COL can be used as a flow-control signal.
High = network collision
Low = no network collision
M00CRS
D15
I
Carrier sense. M00CRS indicates a frame carrier signal is being received.
High = frame carrier
Low = no frame carrier
M00PROTOCOL
C15
I
Interface protocol. M00PROTOCOL indicates the protocol of the interface and is determined by the
logic level on the terminal. When high, it indicates a request/grant interface for datastreaming
applications. When low, it indicates a CSMA/CD interface. For 200-Mbit/s uplink operation,
M00PROTOCOL should be held high (refer to
uplink flow-control protocol for details). For standard
Ethernet applications, M00PROTOCOL should be held low.
M00DUPLEX
B15
I/O
Duplex selector. M00DUPLEX switches the interface between full- and half-duplex operation (low
= half duplex, high = full duplex). The M00DUPLEX input has an active pulldown circuit used to force
the output low when the FORCEHD bit is set.
M00LINK
A15
I
Link selector. M00LINK indicates the condition of the port connection (low = no link, high = link OK)
(in 200-Mbit/s mode, M00LINK = 1).
M00RCLK
D16
I
Receive clock. M00RCLK source is from the external PHY device.
M00RXD0
C16
M00RXD1
B16
Receive data Nibble/byte receive data is from the PMD front end Data is synchronous to
M00RXD2
A16
Receive data. Nibble/byte receive data is from the PMD front end. Data is synchronous to
M00RCLK.
M00RXD3
D17
I
M00RCLK.
Port 00 can receive 4- or 8-bit data and this is determined by strapping terminal M00UPLINK: when
M00RXD4
C17
I
yg
low, the uplink operates in the wide 8-bit mode; when high, the upper-nibble bits (4–7) are not
d i
l
i
4 bit d t
If th MWIDTH bit i th
t
t l
i t
d th M00SPEED t
i
l
M00RXD5
B17
driven, leaving 4-bit data. If the MWIDTH bit in the port control register and the M00SPEED terminal
are set low then data is received on the M00RXD0 terminal
M00RXD6
A17
are set low, then data is received on the M00RXD0 terminal.
M00RXD7
C18



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com