数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FT121Q-R 数据表(PDF) 23 Page - Future Technology Devices International Ltd.

部件名 FT121Q-R
功能描述  Enhanced USB Device Controller with SPI Slave IC
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FTDI [Future Technology Devices International Ltd.]
网页  http://www.ftdichip.com
标志 FTDI - Future Technology Devices International Ltd.

FT121Q-R 数据表(HTML) 23 Page - Future Technology Devices International Ltd.

Back Button FT121Q-R Datasheet HTML 19Page - Future Technology Devices International Ltd. FT121Q-R Datasheet HTML 20Page - Future Technology Devices International Ltd. FT121Q-R Datasheet HTML 21Page - Future Technology Devices International Ltd. FT121Q-R Datasheet HTML 22Page - Future Technology Devices International Ltd. FT121Q-R Datasheet HTML 23Page - Future Technology Devices International Ltd. FT121Q-R Datasheet HTML 24Page - Future Technology Devices International Ltd. FT121Q-R Datasheet HTML 25Page - Future Technology Devices International Ltd. FT121Q-R Datasheet HTML 26Page - Future Technology Devices International Ltd. FT121Q-R Datasheet HTML 27Page - Future Technology Devices International Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 46 page
background image
Copyright © 2014 Future Technology Devices International Limited
23
Document No.: FT_000648
FT121 ENHANCED USB DEVICE CONTROLLER WITH SPI SLAVE IC
Datasheet Version 1.2
Clearance No.: FTDI#
312
Bit
Symbol
Reset
Description
2
Clock Running
1
0: internal clocks stop during USB suspend
1: internal clocks continue running during USB suspend
This bit must be set to ‘0’ for bus powered application in
order to meet the USB suspend current requirement.
Note: The programmed value will not be changed by a
bus reset.
3
Interrupt Mode
1
0: interrupt will not generate on NAK or Error
transactions
1: interrupt will generate on NAK and Error transactions
Note: The programmed value will not be changed by a
bus reset.
4
DP_Pullup
0
0: Pullup resistor on DP pin disabled
1: Pullup resistor on DP pin enabled when Vbus is
present
Note: The programmed value will not be changed by a
bus reset.
5
Reserved
0
Reserved, write to 0
7-6
Endpoint Configuration
Mode
0b’00
Set the endpoint configuration mode for EP2.
00: Mode 0 (Non-ISO Mode)
01: Mode 1 (ISO-OUT Mode)
10: Mode 2 (ISO-IN Mode)
11: Mode 3 (ISO-IO Mode)
In Enhanced Mode, these 2 bits are reserved. The
Endpoint Configuration will be done through separate
command. See “Set Endpoint Configuration” commands.
Table 6.5 Configuration Register (Byte 1)
Bit
Symbol
Reset
Description
3-0
Reserved
0b’1011
Reserved, write to 0b’1111
5-4
Reserved
0b’00
Reserved, write to 0
6
SET_TO_ONE
0
This bit must be set to 1
7
SOF-only Interrupt
Mode
0
0: normal operation
1: interrupt will generate on receiving SOF packet only,
regardless of the value of the Interrupt Pin Mode bit in
the Interrupt configuration register.
Table 6.6 Configuration Register (Byte 2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com