数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STM32F303VC 数据表(PDF) 60 Page - STMicroelectronics

部件名 STM32F303VC
功能描述  ARM®-based Cortex®-M4 32b MCUFPU, up to 256KB Flash 48KB SRAM, 4 ADCs, 2 DAC ch., 7 comp, 4 PGA, timers, 2.0-3.6 V
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F303VC 数据表(HTML) 60 Page - STMicroelectronics

Back Button STM32F303VC Datasheet HTML 56Page - STMicroelectronics STM32F303VC Datasheet HTML 57Page - STMicroelectronics STM32F303VC Datasheet HTML 58Page - STMicroelectronics STM32F303VC Datasheet HTML 59Page - STMicroelectronics STM32F303VC Datasheet HTML 60Page - STMicroelectronics STM32F303VC Datasheet HTML 61Page - STMicroelectronics STM32F303VC Datasheet HTML 62Page - STMicroelectronics STM32F303VC Datasheet HTML 63Page - STMicroelectronics STM32F303VC Datasheet HTML 64Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 60 / 148 page
background image
Electrical characteristics
STM32F303xB STM32F303xC
60/148
DocID023353 Rev 13
6.3.2
Operating conditions at power-up / power-down
The parameters given in Table 25 are derived from tests performed under the ambient
temperature condition summarized in Table 24.
6.3.3
Embedded reset and power control block characteristics
The parameters given in Table 26 are derived from tests performed under ambient
temperature and VDD supply voltage conditions summarized in Table 24.
Table 25. Operating conditions at power-up / power-down
Symbol
Parameter
Conditions
Min
Max
Unit
tVDD
VDD rise time rate
-
0
∞
µs/V
VDD fall time rate
20
∞
tVDDA
VDDA rise time rate
-
0
∞
VDDA fall time rate
20
∞
Table 26. Embedded reset and power control block characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VPOR/PDR(1)
1. The PDR detector monitors VDD and also VDDA (if kept enabled in the option bytes). The POR detector
monitors only VDD.
Power on/power down
reset threshold
Falling edge
1.8(2)
2. The product behavior is guaranteed by design down to the minimum VPOR/PDR value.
1.88
1.96
V
Rising edge
1.84
1.92
2.0
V
VPDRhyst(1) PDR hysteresis
-
-
40
-
mV
tRSTTEMPO(3)
3. Guaranteed by design.
POR reset
temporization
-
1.5
2.5
4.5
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com