| 数据搜索系统,热门电子元器件搜索 |
|
STS1TX 数据表(PDF) 14 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STS1TX 数据表(HTML) 14 Page - STMicroelectronics |
|
14 / 70 page ![]() Characteristics STS1TX 14/70 DocID025109 Rev 1 6.2.2 Digital SPI Table 10. Power consumption Symbol Parameter Test conditions SMPS ON SMPS OFF Unit IBAT Supply current TX (1)(2) +16 dBm 169 MHz 1. See table Table 18. 2. TX boost mode configuration VBAT = 3.6 V. 54 mA TX (1)(2) +16 dBm 315 MHz 52 TX (1)(2) +16 dBm 433 MHz 49.3 TX (1)(2) +15.5 dBm 868 MHz 44 TX (1)(2) +16 dBm 920 MHz 45.2 TX (1) +11 dBm 169 MHz 18 33 TX (1) +11 dBm 315 MHz 22 37 TX (1) +11 dBm 433 MHz 19.5 33 TX (1) +11 dBm 868 MHz 21 41 TX (1) +11 dBm 920 MHz 20 39 TX (1) -8 dBm 169 MHz 6 TX (1) -8 dBm 315 MHz 6.5 TX (1) -7 dBm 433 MHz 7 TX (1) -7 dBm 868 MHz 7 Table 11. Digital SPI input and output (SDO, SDI, SCLK, CSn, and SDN) and GPIO specification (GPIO_1-4) Symbol Parameter Test condition Min. Typ. Max. Unit fclk Clock frequency 10 MHz CIN Port I/O capacitance 1.4 pF TRISE Rise time 0.1*VDD to 0.9*VDD, CL=20 pF (low output current programming) 6.0 ns 0.1*VDD to 0.9*VDD, CL=20 pF (high output current programming) 2.5 TFALL Fall time 0.1*VDD to 0.9*VDD, CL=20 pF (low output current programming) 7.0 ns 0.1*VDD to 0.9*VDD, CL=20 pF (high output current programming) 2.5 VIH Logic high level input voltage VDD/2 +0.3 V |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |