数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV1647GSTZWT 数据表(PDF) 31 Page - Texas Instruments

Click here to check the latest version.
部件名 TNETV1647GSTZWT
功能描述  Digital Media System-on-Chip
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV1647GSTZWT 数据表(HTML) 31 Page - Texas Instruments

Back Button TNETV1647GSTZWT Datasheet HTML 27Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 28Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 29Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 30Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 31Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 32Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 33Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 34Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 35Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 236 page
background image
TMS320DM6441
www.ti.com
SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010
Table 2-9. EMIFA Terminal Functions (continued)
SIGNAL
TYPE(1)
OTHER(2) (3)
DESCRIPTION
NAME
NO.
EMIFA FUNCTIONAL PINS: ASYNC / NOR
This pin is multiplexed between EMIFA and HPI.
EM_CS2/
For EMIFA, this pin is Chip Select 2 output EM_CS2 for use with asynchronous
C2
I/O/Z
DVDD18
HCS
memories (i.e., NOR flash) or NAND flash. This is the chip select for the default boot
and ROM boot modes.
For EMIFA, this pin is Chip Select 3 output EM_CS3 for use with asynchronous
EM_CS3
B1
I/O/Z
DVDD18
memories (i.e., NOR flash) or NAND flash.
EM_CS4/
This pin is multiplexed between EMIFA, GPIO, and VLYNQ.
GPIO9/
T2
I/O/Z
DVDD18
For EMIFA, it is Chip Select 4 output EM_CS4 for use with asynchronous memories
VLYNQ_SCRUN
(i.e., NOR flash) or NAND flash.
EM_CS5/
This pin is multiplexed between EMIFA, GPIO, and VLYNQ.
GPIO8/
T1
I/O/Z
DVDD18
For EMIFA, it is Chip Select 5 output EM_CS5 for use with asynchronous memories
VLYNQ_CLOCK
(i.e., NOR flash) or NAND flash.
EM_R/W/
This pin is multiplexed between EMIFA, ATA/CF, and HPI.
INTRQ/
G3
I/O/Z
DVDD18
For EMIFA, it is read/write output EM_R/W.
HR/W
EM_WAIT/
(RDY/BSY)/
IPU
This pin is multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, and HPI.
F1
I/O/Z
IORDY/
DVDD18
For EMIFA, it is wait state extension input EM_WAIT.
HRDY
EM_OE/
(RE)/
This pin is multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, and HPI.
(IORD)/
H4
I/O/Z
DVDD18
For EMIFA, it is output enable output EM_OE.
DIOR/
HDS1
EM_WE
(WE)
This pin is multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, and HPI.
(IOWR)/
G2
I/O/Z
DVDD18
For NAND/SmartMedia/xD or EMIFA, it is write enable output EM_WE.
DIOW/
HDS2
This pin is multiplexed between EMIFA, ATA/CF, and HPI.
For EMIFA, this is the Bank Address 0 output (EM_BA[0]).
EM_BA[0]/
IPD
When connected to an 8-bit asynchronous memory, this pin is the lowest order bit of
DA0/
J3
I/O/Z
DVDD18
the byte address.
HINT
When connected to a 16-bit asynchronous memory, this pin has the same function
as EMIF address pin 22 (EM_A[22]).
This pin is multiplexed between EMIFA, ATA/CF, and GPIO.
For EMIFA, this is the Bank Address 1 output EM_BA[1].
EM_BA[1]/
When connected to a 16 bit asynchronous memory this pin is the lowest order bit of
DA1/
H2
I/O/Z
DVDD18
the 16-bit word address.
GPIO52
When connected to an 8-bit asynchronous memory, this pin is the 2nd bit of the
address.
EM_A[21]/
This pin is multiplexed between EMIFA, GPIO, and VLYNQ.
GPIO10/
T3
I/O/Z
DVDD18
For EMIFA, it is address bit 21 output EM_A[21].
VLYNQ_TXD0
EM_A[20]/
This pin is multiplexed between EMIFA, GPIO, and VLYNQ.
GPIO11/
R3
I/O/Z
DVDD18
For EMIFA, it is address bit 20 output EM_A[20].
VLYNQ_RXD0
EM_A[19]/
This pin is multiplexed between EMIFA, GPIO, and VLYNQ.
GPIO12/
R4
I/O/Z
DVDD18
For EMIFA, it is address bit 19 output EM_A[19].
VLYNQ_TXD1
EM_A[18]/
This pin is multiplexed between EMIFA, GPIO, and VLYNQ.
GPIO13/
P5
I/O/Z
DVDD18
For EMIFA, it is address bit 18 output EM_A[18].
VLYNQ_RXD1
EM_A[17]/
This pin is multiplexed between EMIFA, GPIO, and VLYNQ.
GPIO14/
R2
I/O/Z
DVDD18
For EMIFA, it is address bit 17 output EM_A[17].
VLYNQ_TXD2
EM_A[16]/
This pin is multiplexed between EMIFA, GPIO, and VLYNQ.
GPIO15/
R5
I/O/Z
DVDD18
For EMIFA, it is address bit 16 output EM_A[16].
VLYNQ_RXD2
Copyright © 2006–2010, Texas Instruments Incorporated
Device Overview
31
Submit Documentation Feedback
Product Folder Link(s): TMS320DM6441



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com