| 数据搜索系统,热门电子元器件搜索 |
|
TNETV1647GSTZWT 数据表(PDF) 67 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV1647GSTZWT 数据表(HTML) 67 Page - Texas Instruments |
|
67 / 236 page ![]() TMS320DM6441 www.ti.com SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010 For further details on the ROM bootloader, see the TMS320DM644x DMSoC ARM Subsystem Reference Guide (literature number SPRUE14). 3.3.3 DSP Boot For C64x+ booting, the state of the DSP_BT pin is sampled at reset. If DSP_BT is low, the ARM will be the master of C64x+ and control booting (host-boot mode). If DSP_BT is high, the C64x+ will boot itself coming out of device reset (self-boot mode). Table 3-7 shows a summary of the DSP boot modes. Table 3-7. DSP Boot Modes DSP_BT DSP ARM DSPBOOTADDR Brief Description Boot Mode Boot Mode Register Value 0 Host boot Internal boot Programmable ARM sets an internal DSP memory location in DSPBOOTADDR register where valid DSP code resides and loads code to this internal DSP memory through DMA prior to releasing DSP reset. 0 Host boot External boot Programmable ARM sets an external DSP memory location in DSPBOOTADDR register (EMIFA or DDR2) where valid DSP code resides prior to releasing DSP reset. 1 Self boot Any, except HPI 0x4220 0000 Default EMIFA base address 1 Host boot HPI Programmable ARM sets a DSP memory location in the DSPBOOTADDR register. HPI loads code into the DM6441 memory map with the entry point set to the memory location specified in the DSPBOOTADDR register. Once the HPI completes loading the code, the ARM should release the DSP from reset. 3.3.3.1 Host-Boot Mode In host boot mode, the ARM is the master and controls the reset and boot of the C64x+. The C64x+ DSP remains powered-off after device reset. The ARM is responsible for enabling power to the C64x+ and releasing it from reset (PSC MMR bits: MDCTL[39].LRST and MRSTOUT1.MRSTz[39]). Prior to releasing the C64x+ reset, the ARM must program the address from which the C64x+ will begin execution in the DSPBOOTADDR register. 3.3.3.2 Self-Boot Mode In self-boot mode, the C64x+ power domain is turned on and the C64x+ DSP is released from reset without ARM intervention. The C64x+ begins execution from the default EMIFA address (0x4220 0000) contained within the DSPBOOTADDR register. The C64x+ begins execution with instruction (L1P) cache enabled. Copyright © 2006–2010, Texas Instruments Incorporated Device Configurations 67 Submit Documentation Feedback Product Folder Link(s): TMS320DM6441 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |