TNETV2685FIBZUT9 datasheet(108/191 Pages) TI1

108 / 191 page

DM648

Device

DDR2Device

VREFNominalMinimum

TraceWidthis20Mils

VREFBypassCapacitor

NeckdowntominimuminBGA escaperegions

isacceptable.Narrowingtoaccommodatevia

congestionforshortdistancesisalsoacceptable.

Bestperformanceisobtainedifthewidthof

VREFismaximized.

DM648

TMS320DM647

TMS320DM648

SPRS372H – MAY 2007 – REVISED APRIL 2012

www.ti.com

6.9.3.10 VREF Routing

VREF is used as a reference by the input buffers of the DDR2 memories as well as the device’s. VREF is

intended to be 1/2 the DDR2 power supply voltage and should be created using a resistive divider as

shown in Figure 6-11. Other methods of creating VREF are not recommended. Figure 6-15 shows the

layout guidelines for VREF.

DM648 is shown in this figure as an example of the device and represents the entire set of devices that include:

DM647/DM648.

Figure 6-15. VREF Routing and Topology

6.9.3.11 DDR2 CK and ADDR_CTRL Routing

Figure 6-16 shows the topology of the routing for the CK and ADDR_CTRL net classes. The route is a

balanced T as it is intended that the length of segments B and C be equal. In addition, the length of A

should be maximized.

DM648 is shown in this figure as an example of the device and represents the entire set of devices that include:

DM647/DM648.

Figure 6-16. CK and ADDR_CTRL Routing and Topology

108

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TNETV2685FIBZUT9 数据表(PDF) 108 Page - Texas Instruments

TNETV2685FIBZUT9 数据表(HTML) 108 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载