数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITEUS2 数据表(PDF) 69 Page - STMicroelectronics

部件名 ST7LITEUS2
功能描述  Interrupt management
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITEUS2 数据表(HTML) 69 Page - STMicroelectronics

Back Button ST7LITEUS2 Datasheet HTML 65Page - STMicroelectronics ST7LITEUS2 Datasheet HTML 66Page - STMicroelectronics ST7LITEUS2 Datasheet HTML 67Page - STMicroelectronics ST7LITEUS2 Datasheet HTML 68Page - STMicroelectronics ST7LITEUS2 Datasheet HTML 69Page - STMicroelectronics ST7LITEUS2 Datasheet HTML 70Page - STMicroelectronics ST7LITEUS2 Datasheet HTML 71Page - STMicroelectronics ST7LITEUS2 Datasheet HTML 72Page - STMicroelectronics ST7LITEUS2 Datasheet HTML 73Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 136 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
ST7LITEUS2, ST7LITEUS5
On-chip peripherals
69/136
10.1.6
Register description
Lite timer control/status register (LTCSR)
Reset value: 0000 0x00 (0xh)
7
0
ICIE
ICF
TB
TBIE
TBF
WDGR
WDGE
WDGD
Read / Write
Bit 7 ICIE Interrupt Enable.
This bit is set and cleared by software.
0: Input Capture (IC) interrupt disabled
1: Input Capture (IC) interrupt enabled
Bit 6 ICF Input Capture Flag.
This bit is set by hardware and cleared by software by reading the LTICR register.
Writing to this bit does not change the bit value.
0: No input capture
1: An input capture has occurred
Note: After an MCU reset, software must initialise the ICF bit by reading the LTICR
register
Bit 5 TB Timebase period selection.
This bit is set and cleared by software.
0: Timebase period = tOSC * 8000 (1 ms @ 8 MHz)
1: Timebase period = tOSC * 16000 (2 ms @ 8 MHz)
Bit 4 TBIE Timebase Interrupt enable.
This bit is set and cleared by software.
0: Timebase (TB) interrupt disabled
1: Timebase (TB) interrupt enabled
Bit 3 TBF Timebase Interrupt Flag.
This bit is set by hardware and cleared by software reading the LTCSR register.
Writing to this bit has no effect.
0: No counter overflow
1: A counter overflow has occurred
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com