| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITEUS2 数据表(PDF) 32 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITEUS2 数据表(HTML) 32 Page - STMicroelectronics |
|
32 / 136 page ![]() Obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) - Obsolete Product(s) Supply, reset and clock management ST7LITEUS2, ST7LITEUS5 32/136 6.3.4 AVD Threshold Selection register (AVDTHCR) Reset value: 0000 0011 (03h) 6.3.5 Clock Controller Control/Status register (CKCNTCSR) Read/Write Reset value: 0000 1001 (09h) 7 0 CK2 CK1 CK0 0 0 0 AVD1 AVD0 Read / Write Bits 7:5 CK[2:0] Internal RC Prescaler Selection These bits are set by software and cleared by hardware after a reset. These bits select the prescaler of the internal RC oscillator. See Figure 10 on page 34 and Table 6. Bits 4:2 Reserved, must be kept cleared. Bits 1:0 AVD Threshold Selection bits. Refer to Section 7.4: System integrity management (SI). Table 6. Internal RC prescaler selection bits(1) 1. If the internal RC is used with a supply operating range below 3.3 V, a division ratio of at least 2 must be enabled in the RC prescaler. CK2 CK1 CK0 fOSC 00 0 fRC 00 1 fRC/2 01 0 fRC/4 01 1 fRC/8 10 0 fRC/16 7 0 0000 AWU_FLAG RC_ FLAG 0RC/AWU Read / Write Bits 7:4 Reserved, must be kept cleared. Bit 3 AWU_FLAG AWU Selection This bit is set and cleared by hardware 0: No switch from AWU to RC requested 1: AWU clock activated and temporization completed Obsolete Product(s) - Obsolete Product(s) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |