WM8803CDTSLASHV datasheet(8/45 Pages) WOLFSON

8 / 45 page

WM8803

Product Preview

PP Rev 1.1 September 2003

Test Conditions

Ta = 25°C, AVDD = DVDD = 3.3V, AGND = DGND = 0V

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

CLKOUT to BCLK delay

tMBO

—

BCLK to SDATO delay

tBDO

—

____

UGPI low-level pulse width

tTKT

—

100

Notes:

1. When setting the clock switching transition period signal output

MICRO-CONTROLLER INTERFACE TIMING REQUIREMENTS

Test Conditions

Ta = -30~70°C, AVDD = DVDD = 3.3V, AGND = DGND = 0V

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Micro-controller Interface Timing Information

PD low-level pulse width

TPDdw

200

—

µs

E/INT high-level pulse width

TINTuw

1/fs

µs

CL low-level pulse width

TCLdw

100

—

CL high-level pulse width

TCLuw

100

—

CL to CE setup time

tCEsetup

—

CL to CE hold time

TCEhold

—

CL to DI setup time

TDIsetup

—

CL to DI hold time

TDIhold

—

CL to CE hold time

TCLhold

—

CL to DO delay time

tCLtoDO

—

CE to DO delay time

tCEtoDO

—

Notes:

1. INTOPF = “1”, INTSEL = “1”, and fs is the input sampling frequency.

CLuw

INTuw

CEtoDO

CLtoDO

E/INT

CLdw

DIsetup

DIhold

CEsetup

CEhold

CLhold

Hi-Z

Figure 2 Micro-controller Interface Timing Requirements

WM8803CDT/V 数据表(PDF) 8 Page - Wolfson Microelectronics plc

WM8803CDT/V 数据表(HTML) 8 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表下载