数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8803CDT/V 数据表(PDF) 11 Page - Wolfson Microelectronics plc

部件名 WM8803CDT/V
功能描述  DIGITAL AUDIO INTERFACE RECEIVER
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8803CDT/V 数据表(HTML) 11 Page - Wolfson Microelectronics plc

Back Button WM8803CDT/V Datasheet HTML 7Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 8Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 9Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 10Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 11Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 12Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 13Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 14Page - Wolfson Microelectronics plc WM8803CDT/V Datasheet HTML 15Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 45 page
background image
Product Preview
WM8803
w
PP Rev 1.1 September 2003
11
CLOCKS
PLL (LPF)
The WM8803 includes a VCO (voltage controlled oscillator) that can synchronize with data
corresponding to sampling frequencies from 30k to 195kHz.
The locking frequency is selected by setting PLLCK[1:0].
The VCO circuit can be stopped by setting PLLOPR.
The range of input data that can be received depends upon the settings of the PLLCK[1:0].
The (512/2)fs entry for the PLLCK[1:0] = “11” in Table 3 is a state where the PLL itself is
synchronized with the 512fs clock, but the clock signal output from CLKOUT is a frequency 1/2 that
of the PLL locked frequency i.e.256fs. This (512/2)fs lock frequency has the same functions as the
256fs setting from CLKOUT and can be convenient for certain applications. Refer to the output
clocks section for details.
It is recommended that the 256fs setting of PLLCK[1:0] = “00” is used to reduce the system power
consumption, especially in portable equipment.
For best performance, it is recommended that the 512fs setting of PLLCK[1:0] = “10” or the (512/2)fs
of PLLCK[1:0] = “11” is used.
PLLCK1
PLLCK0
PLL LOCK FREQUENCY
INPUT DATA RECEPTION RANGE
0
0
256fs
30k to 195kHz
0
1
384fs
30k to 108kHz
1
0
512fs
30k to 108kHz
1
1
(512/2)fs
30k to 108kHz
Table 3 Input Data Reception Ranges by PLL Lock Frequency Setting
The LPF is the PLL loop filter connection. Use capacitor and resistor components of the
recommended values as listed in the table below according to the PLLCK[1:0] settings used.
PLLCK1
PLLCK0
R0
C0
C1
0
0
0
1
150Ω
0.047µF
0.0068µF
1
0
1
1
150Ω
0.068µF
0.0047µF
Table 4 Loop Filter Component Values
C
1
C
0
R
0
LPF
Figure 4 Loop Filter Structure



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com