| 数据搜索系统,热门电子元器件搜索 |
|
5812-DS01-R 数据表(PDF) 66 Page - Broadcom Corporation. |
|
|
|||||||||||||||||||||||||||||
5812-DS01-R 数据表(HTML) 66 Page - Broadcom Corporation. |
|
66 / 84 page ![]() BCM5812 Advance Data Sheet 3/11/03 B roa dcom Co rpo rat ion Page 58 PCI Configuration Registers Document 5812-DS01-405-R Capabilities Pointer – 0x34 7:0 RO 0x48 Points to a linked list of new PCI capabilities (point to register 0x48 in the PCI space by default) PCI MAX_LAT, MIN_GNT, Interrupt – 0x3C 31:24 RO 0 PCI MAX_LAT parameter 23:16 RO 0 Length of burst period MIN_GNT 15:8 RO 0x1 Interrupt pin register 7:0 RW 0 Interrupt line register PCI Retry Timeout, TRDY Timeout – 0x40 15:8 RW 0x80 Retry times. The value in this register defines the number of consecutive retries addressing a particular memory address that the BCM5812 attempts before setting the DMAERR_INTR bit in the BCM5812 DMA status register. This register can be programmed with any value between 0x00 and 0xFF. A value of 0x00 disables this register, i.e. the BCM5812 allows an infinite number of retries. 7:0 RW 0x80 TRDY timeout. The value in this register defines the number of TRDY wait states that the BCM5812 allows before setting the DMAERR_INTR bit in the BCM5812 DMA status register. This value applies to the number of TRDY states encountered before the initial data phase occurs on the PCI bus. This register can be programmed with any value between 0x00 and 0xFF. A value of 0x00 disables this register, i.e. the BCM5812 allows an infinite amount of TRDY wait states. Next Capabilities Pointer, Power Management Capabilities ID – 0x48 15:8 RO 0x0 Next capabilities pointer. Default to 0x0 because it is end of capabilities list 7:0 RO 0x1 Power management capabilities ID. Power Management Capabilities Register – 0x4A 15:11 RO 0 PME support. BCM5812 does not support PME pin. 10 RO 0 Indicates whether the device supports D2 power management state. BCM5812 does not support this state. 9 RO 0 Indicates whether the device supports D1 power management state. BCM5812 does not support this state. 8:6 RO 0 Auxiliary Current. BCM5812 does not support auxiliary power supply. 5 RO 0 Device specification initialization. It is not necessary for 5823. 4 RSVD 0 Reserved 3 RO 0 Indicates that the device requires the presence of PCI clock for PME operation. BCM5812 does not support PME. 2:0 RO 0x2 Version of PCI Power Management Interface Spec supported. 0x2 means version 1.1 of the spec. Power Management Control/Status (PMCSR) Register – 0x4C 15 RO 0 PME Status. 14:13 RO 0 Data scaling factor used when interpreting the value of the data register. BCM5812 does not have data register. 12:9 RO 0 Indicates which data is to be reported via the data register. BCM5812 does not have data register. Table 19: PCI Configuration Register Bit Fields (Cont.) Bits Access Reset Purpose |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |