5812-DS01-R datasheet(67/84 Pages) BOARDCOM

67 / 84 page

Advance Data Sheet

BCM5812

3/11/03

B roa dcom Co rpo rat ion

Document

5812-DS01-405-R

DMA Control and Status Registers

Page 59

DMA CONTROL AND STATUS REGISTERS

The DMA registers control how master command structures, command context, and packet data are fetched and stored back

after processing. All of the following registers are located in PCI memory starting at the address programmed by the host

processor into BAR0.

The various registers within the DMA control and status space are as follows.

Enables the device to generate PME. BCM5812 does not support PME pin.

7:2

RSVD

Reserved

1:0

Current power state. Can be set by writing to it.

• 00 = D0

• 01 = D1

• 02 = D2

• 03 = D3

Table 20: DMA Control and Status Register Summary

Offset

bits

16 15

bits

0x00

Master Command Record 1@

0x04

DMA Control

0x08

DMA Status

0x0C

DMA Error Address

0x10

Master Command Record 2@

Table 21: DMA Control and Status Registers

Bits

Access

Reset

Purpose

DMA Master Command Record 1@ – 0x00

31:0

Writing the address of a valid master command record to this register causes crypto/

authentication processing of the packet descriptors within that record to begin. This

initial write to this register. This allows the CPU to write a second MCR address value to

this register, effectively queuing up to MCR structures for back to back processing with

zero latency. Reset state is unknown. Do not write if PCI master mode is disabled.

DMA Control – 0x04

RESET – Software reset. Normally, it is zero. If software detects hanging or other

undesirable states of BCM5812, it writes a one to this bit to reset the BCM5812. The

BCM5812 can be used after 256 core-clock cycles.

Table 19: PCI Configuration Register Bit Fields (Cont.)

Bits

Access

Reset

Purpose

5812-DS01-R 数据表(PDF) 67 Page - Broadcom Corporation.

5812-DS01-R 数据表(HTML) 67 Page - Broadcom Corporation.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

数据表下载