数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F166 数据表(PDF) 52 Page - STMicroelectronics

部件名 ST10F166
功能描述  16-BIT MCU WITH 256K FLASH MEMORY
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F166 数据表(HTML) 52 Page - STMicroelectronics

Back Button ST10F166 Datasheet HTML 48Page - STMicroelectronics ST10F166 Datasheet HTML 49Page - STMicroelectronics ST10F166 Datasheet HTML 50Page - STMicroelectronics ST10F166 Datasheet HTML 51Page - STMicroelectronics ST10F166 Datasheet HTML 52Page - STMicroelectronics ST10F166 Datasheet HTML 53Page - STMicroelectronics ST10F166 Datasheet HTML 54Page - STMicroelectronics ST10F166 Datasheet HTML 55Page - STMicroelectronics ST10F166 Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 62 page
background image
52/62
ST10F166
AC Characteristics (Cont’d)
Demultiplexed Bus for the ST10F166-16
V
CC =5 V
± 10 %;
V
SS =0V
T
A = 0 to +70
°C
C
L (for Port 0, Port 1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100 pF
ALE cycle time = 4 TCL + 2t
A +tC +tF (100 ns at 20-MHz CPU clock without wait-
states)
Parameter
Symbol
CPU Clock = 16 MHz
Duty cycle 0.4 to 0.6
Variable CPU Clock
1/CLP = 1 to 20 MHz
Unit
min.
max.
min.
max.
ALE high time
t
5
CC
15 + t
A
TCLmin -10
+t
A
–ns
Address setup to ALE
t6CC
10 + t
A
TCLmin -15
+t
A
–ns
ALE falling edge to RD, WR
(with RW-delay)
t8CC
15 + t
A
TCLmin -10
+t
A
–ns
ALE falling edge to RD, WR
(no RW-delay)
t9 CC
-10 + t
A
-10
+t
A
–ns
RD, WR low time
(with RW-delay)
t
12 CC
52.5 + t
C
CLP - 10
+t
C
–ns
RD, WR low time
(no RW-delay)
t
13 CC
77.5 + t
C
CLP+TCLmin
-10 + t
C
–ns
RD to valid data in
(with RW-delay)
t
14 SR
47.5 + t
C
CLP - 20
+t
C
ns
RD to valid data in
(no RW-delay)
t
15 SR
72.5 + t
C
CLP+TCLmin
-20 + t
C
ns
ALE low to valid data in
t
16
SR
72.5
+t
A +tC
CLP+TCLmin
-20 + t
A +tC
ns
Address to valid data in
t
17
SR
100
+2t
A +tC
2CLP - 25
+2t
A +tC
ns
Data hold after RD
rising edge
t
18
SR
0
0
ns
Data float after RD rising edge
(with RW-delay)
t
20
SR
47.5 + t
F
CLP - 15 + t
F
ns
Data float after RD rising edge
(no RW-delay)
t
21
SR
15 + t
F
TCLmin -10
+t
F
ns
Data valid to WR
t
22
CC
47.5 + t
C
CLP - 15 + t
C
–ns
Data hold after WR
t
24
CC
15 + t
F
TCLmin -10
+t
F
–ns
ALE rising edge after RD, WR
t
26
CC
-10 + t
F
-10 + t
F
–ns
Address hold after RD, WR
t
28
CC
0 + t
F
–0 + t
F
–ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com