数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STV0974 数据表(PDF) 22 Page - STMicroelectronics

部件名 STV0974
功能描述  Mobile Imaging DSP
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STV0974 数据表(HTML) 22 Page - STMicroelectronics

Back Button STV0974 Datasheet HTML 18Page - STMicroelectronics STV0974 Datasheet HTML 19Page - STMicroelectronics STV0974 Datasheet HTML 20Page - STMicroelectronics STV0974 Datasheet HTML 21Page - STMicroelectronics STV0974 Datasheet HTML 22Page - STMicroelectronics STV0974 Datasheet HTML 23Page - STMicroelectronics STV0974 Datasheet HTML 24Page - STMicroelectronics STV0974 Datasheet HTML 25Page - STMicroelectronics STV0974 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 69 page
background image
22/61
STV0974
Functional description
Status Register (SR)
The status register is an 8-bit read-only direct register holding all pending requests from the camera
subsystem.
Table 10: Status Register
Bits
Name
Type
Description
7
IRQ
RO
Interrupt Request: IRQ is set when at least one of the interrupt sources is set, and the
corresponding bit mask is set.
6
-
-
Reserved.
5
EOF
-
End Of Frame: EOF is set by the falling edge of VENV
(output image vertical envelope).
SOF is cleared by writing ICLR bit 5.
4
SOF
RO
Start Of Frame: SOF is set by the rising edge of VENV (output image vertical
envelope).
SOF is cleared by writing ICLR bit 4.
3
MCI
RO
Micro-Core Interrupt: MCI is set by the micro-core to alert the host of the occurrence
of an internal event (status update, error, etc.…).
MCI is cleared by writing ICLR bit 3.
2
FERR
RO
FIFO Error: FERR is set by the FIFO controller if a FIFO overflow occurs, or if the
FIFO is not empty when cleared at the start of frame.
FERR is cleared by writing ICLR bit 2.
1
FRDY
RO
FIFO Ready: This bit indicates that the number of valid bytes in the FIFO is greater
than or equal to the FIFO threshold value, i.e:
FRDY = (Nbytes
≥ threshold)
During the inter-frame period, ‘threshold’ is forced to ‘1’ to flush the FIFO; otherwise,
‘threshold’ is determined by FHTR.
FRDY is level sensitive, i.e. it can be cleared only by reading FIFO.
0
RDY
RO
Ready: This bit indicates the state of the access request between the host and the
STV0974:
0 = Register access in progress,
1 = AR, DR and DW can be accessed by the host.
For a read access, RDY is cleared upon host write to AR (MSB); it is set by the micro-
core when DR is updated with the register data.
For a write access, RDY is cleared upon host write to DW; it is set by the micro-core
when the internal register is updated.
Note: RDY is high when AR points to the interface indirect registers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com