数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

XRT83SL34IV 数据表(PDF) 54 Page - Exar Corporation

部件名 XRT83SL34IV
功能描述  QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  EXAR [Exar Corporation]
网页  http://www.exar.com
标志 EXAR - Exar Corporation

XRT83SL34IV 数据表(HTML) 54 Page - Exar Corporation

Back Button XRT83SL34IV Datasheet HTML 50Page - Exar Corporation XRT83SL34IV Datasheet HTML 51Page - Exar Corporation XRT83SL34IV Datasheet HTML 52Page - Exar Corporation XRT83SL34IV Datasheet HTML 53Page - Exar Corporation XRT83SL34IV Datasheet HTML 54Page - Exar Corporation XRT83SL34IV Datasheet HTML 55Page - Exar Corporation XRT83SL34IV Datasheet HTML 56Page - Exar Corporation XRT83SL34IV Datasheet HTML 57Page - Exar Corporation XRT83SL34IV Datasheet HTML 58Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 80 page
background image
XRT83SL34
QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
REV. P1.0.8
PRELIMINARY
51
D4
RXRES1_n
Receive External Resistor Control Pin 1: In Host mode, this bit
along with the RXRES0_n bit selects the value of the external
Receive fixed resistor according to the following table;
R/W
0
D3
RXRES0_n
Receive External Resistor Control Pin 0: For function of this
bit see description of D4 the RXRES1_n bit.
R/W
0
D2
INSBPV_n
Insert Bipolar Violation: When this bit transitions from “0” to
“1”, a bipolar violation is inserted in the transmitted data
stream of the selected channel number n. Bipolar violation can
be inserted either in the QRSS pattern, or input data when
operating in single-rail mode. The state of this bit is sampled
on the rising edge of the respective TCLK_n.
NOTE:
To ensure the insertion of a bipolar violation, a “0”
should be written in this bit location before writing a
“1”.
R/W
0
D1
INSBER_n
Insert Bit Error: With TDQRSS enabled, when this bit transi-
tions from “0” to “1”, a bit error will be inserted in the transmit-
ted QRSS pattern of the selected channel number n. The state
of this bit is sampled on the rising edge of the respective
TCLK_n.
NOTE: To ensure the insertion of bit error, a “0” should be
written in this bit location before writing a “1”.
R/W
0
D0
TRATIO_n
Transformer Ratio Select: In the external termination mode,
writing a “1” to this bit selects a transformer ratio of 1:2 for the
transmitter. Writing a “0” sets the transmitter transformer ratio
to 1:2.45. In the internal termination mode the transmitter
transformer ratio is permanently set to 1:2 and the state of this
bit has no effect.
R/W
0
TABLE 22: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION
RXRE S1_n
0
0
R equired Fixed E xternal
RX Resistor
N o external Fixed
R esistor
240
RXRE S0_n
0
1
1
1
210
150
0
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com