| 数据搜索系统,热门电子元器件搜索 |
|
XRT83SL34IV 数据表(PDF) 68 Page - Exar Corporation |
|
|
|||||||||||||||||||||||||||||
XRT83SL34IV 数据表(HTML) 68 Page - Exar Corporation |
|
68 / 80 page ![]() XRT83SL34 QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR REV. P1.0.8 PRELIMINARY 65 D3 SL_1 Slicer Level Control bit 1: This bit and bit D2 control the slic- ing level for the slicer per the following table. R/W 0 D2 SL_0 Slicer Level Control bit 0: See description bit D3. R/W 0 D1 EQG_1 Equalizer Gain Control bit 1: This bit together with bit D0 control the gain of the equalizer as shown in the table below. R/W 0 D0 EQG_0 Equalizer Gain Control bit 0: See description of bit D1 R/W 0 TABLE 37: MICROPROCESSOR REGISTER #66, BIT DESCRIPTION SL_1 SL_0 0 0 0 1 1 0 1 1 Slicer Mode Normal Decrease by 5% from Normal Increase by 5% from Normal Normal EQG_1 EQG_0 0 0 0 1 1 0 1 1 Equalizer Gain Normal Reduce Gain by 1 dB Reduce Gain by 3 dB Normal |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |