数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM2434...ALV 数据表(PDF) 73 Page - Texas Instruments

部件名 AM2434...ALV
功能描述  AM243x Sitara™ Microcontrollers
PDF  280 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM2434...ALV 数据表(HTML) 73 Page - Texas Instruments

Back Button AM2434...ALV Datasheet HTML 69Page - Texas Instruments AM2434...ALV Datasheet HTML 70Page - Texas Instruments AM2434...ALV Datasheet HTML 71Page - Texas Instruments AM2434...ALV Datasheet HTML 72Page - Texas Instruments AM2434...ALV Datasheet HTML 73Page - Texas Instruments AM2434...ALV Datasheet HTML 74Page - Texas Instruments AM2434...ALV Datasheet HTML 75Page - Texas Instruments AM2434...ALV Datasheet HTML 76Page - Texas Instruments AM2434...ALV Datasheet HTML 77Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 280 page
background image
6.3.2 ADC
MAIN Domain Instances
Table 6-4. ADC0 Signal Descriptions
Signal Name [1] ((7))
Signal Type
[2]
Description [3]
ALV PIN [4]
ALX PIN [4]
ADC0_REFN (5) (6)
A
ADC0 Negative Voltage Reference. This is a negative
terminal analog input pin which must be treated like a high
transient power supply rail.
J16
ADC0_REFP (3) (4)
A
ADC0 Positive Voltage Reference. This is a positive
terminal analog input pin which must be treated like a high
transient power supply rail.
J15
ADC0_AIN0 (1) (2)
A
ADC Analog Input 0 / GPIO1_80 (Input Only)
G20
H21
ADC0_AIN1 (1) (2)
A
ADC Analog Input 1 / GPIO1_81 (Input Only)
F20
F19
ADC0_AIN2 (1) (2)
A
ADC Analog Input 2 / GPIO1_82 (Input Only)
E21
F21
ADC0_AIN3 (1) (2)
A
ADC Analog Input 3 / GPIO1_83 (Input Only)
D20
F20
ADC0_AIN4 (1) (2)
A
ADC Analog Input 4 / GPIO1_84 (Input Only)
G21
H20
ADC0_AIN5 (1) (2)
A
ADC Analog Input 5 / GPIO1_85 (Input Only)
F21
E21
ADC0_AIN6 (1) (2)
A
ADC Analog Input 6 / GPIO1_86 (Input Only)
F19
G20
ADC0_AIN7 (1) (2)
A
ADC Analog Input 7 / GPIO1_87 (Input Only)
E20
E20
ADC_EXT_TRIGGER0
I
ADC Trigger Input
B16, C13
B7, B9
ADC_EXT_TRIGGER1
I
ADC Trigger Input
D14, D16
C11
(1)
This GPIO input signal has a debounce function. For more information on I/O Debounce configuration, see the TRM Device
Configuration chapter.
(2)
Only digital input signals are supported when configured as GPIO.
(3)
ADC0_REFP reference is a positive terminal analog input pin which must be treated like a high transient power supply rail.
ADC0_REFP must be connected to a power source capable of providing at least 4mA of current. ADC0_REFP may be connected
to the same power source as VDDA_ADC0 if the voltage tolerance of the supply provides an acceptable accuracy for the ADC
reference. If ADC0 is used, a high frequency decoupling capacitor must be connected on the back side of the PCB with vias between
the ADC0_REFP and ADC0_REFN pins. If ADC0 is not used, the decoupling capacitor is not required and ADC0_REFP may be
connected to VSS, if and only if VDDA_ADC0 has also been connected to VSS. See the Pin Connectivity Requirements section for
more information on ADC0 connectivity.
(4)
In PG1.0 J15 is assigned to VDDS_MMC0 (MMC0 PHY IO supply) and ADC0_REFP is internally connected to VDDA_ADC0. For
PG2.0 J15 is assigned to ADC0_REFP (ADC0 Positive Voltage Reference).
(5)
ADC0_REFP must be connected to a power source capable of providing at least 4mA of current. ADC0_REFP may be connected
to the same power source as VDDA_ADC0 if the voltage tolerance of the supply provides an acceptable accuracy for the ADC
reference. If ADC0 is used, a high frequency decoupling capacitor must be connected on the back side of the PCB with vias between
the ADC0_REFP and ADC0_REFN pins. If ADC0 is not used, the decoupling capacitor is not required and ADC0_REFP may be
connected to VSS, if and only if VDDA_ADC0 has also been connected to VSS. See the Pin Connectivity Requirements section for
more information on ADC0 connectivity.
(6)
In PG1.0 J16 is assigned to VSS (Ground) and ADC0_REFN is internally connected to VSS. For PG2.0 J16 is assigned to
ADC0_REFN (ADC0 Negative Voltage Reference).
(7)
The digital GPI functionality of these pins are controlled by the CTRLMMR_ADC0_CTRL[16] - GPI_MODE_EN register bit.
6.3.3 CPSW
MAIN Domain Instances
Table 6-5. CPSW3G0 RGMII1 Signal Descriptions
Signal Name [1]
Signal Type
[2]
Description [3]
ALV PIN [4]
ALX PIN [4]
RGMII1_RXC
I
RGMII Receive Clock
AA5, W13
U1, Y13
RGMII1_RX_CTL
I
RGMII Receive Control
V13, W6
U14, Y3
RGMII1_TXC
IO
RGMII Transmit Clock
U14
W13
RGMII1_TX_CTL
O
RGMII Transmit Control
U15
W16
RGMII1_RD0
I
RGMII Receive Data 0
AA13, W5
AA11, T5
RGMII1_RD1
I
RGMII Receive Data 1
U12, Y5
R2, W11
RGMII1_RD2
I
RGMII Receive Data 2
V6, Y13
U2, Y15
RGMII1_RD3
I
RGMII Receive Data 3
V12, V5
AA13, T1
RGMII1_TD0
O
RGMII Transmit Data 0
V15
Y14
www.ti.com
AM2434, AM2432, AM2431
SPRSP65D – APRIL 2021 – REVISED AUGUST 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
73
Product Folder Links: AM2434 AM2432 AM2431



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com