AM2434...ALV datasheet(183/280 Pages) TI

183 / 280 page

Table 7-57. GPMC and NAND Flash Switching Characteristics – Asynchronous Mode (continued)

see Figure 7-50, Figure 7-51, Figure 7-52 and Figure 7-53

NO.

PARAMETER

MODE

(4)

MIN

MAX UNIT

GNF8 tw(wenIV-aleIV)

Delay time, output write enable GPMC_WEn

invalid to output address valid and address latch

enable GPMC_ADVn_ALE invalid

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

F - 2

F + 2

GNF9 tc(wen)

Cycle time, write

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

GNF10 td(csnV-oenV)

Delay time, output chip select GPMC_CSn[i](2)

valid to output enable GPMC_OEn_REn valid

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

I - 2

I + 2

GNF13 tw(oenV)

Pulse duration, output enable GPMC_OEn_REn

valid

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

GNF14 tc(oen)

Cycle time, read

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

GNF15 tw(oenIV-CSn[i]V)

Delay time, output enable GPMC_OEn_REn

invalid to output chip select GPMC_CSn[i](2)

invalid

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

M - 2

M + 2

(1)

A = (WEOffTime - WEOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK(3)

(2)

In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.

(3)

GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

(4)

For div_by_1_mode:

•

GPMC_CONFIG1_i Register: GPMCFCLKDIVIDER = 0h:

–

GPMC_CLK frequency = GPMC_FCLK frequency

For GPMC_FCLK_MUX:

•

CTRLMMR_GPMC_CLKSEL[1-0] CLK_SEL = 00 = CPSWHSDIV_CLKOUT3 = 2000/15 = 133.33 MHz

For TIMEPARAGRANULARITY_X1:

•

GPMC_CONFIG1_i Register: TIMEPARAGRANULARITY = 0h = x1 latencies (affecting RD/WRCYCLETIME, RD/

WRACCESSTIME, PAGEBURSTACCESSTIME, CSONTIME, CSRD/WROFFTIME, ADVONTIME, ADVRD/WROFFTIME,

OEONTIME, OEOFFTIME, WEONTIME, WEOFFTIME, CYCLE2CYCLEDELAY, BUSTURNAROUND, TIMEOUTSTARTVALUE,

WRDATAONADMUXBUS)

GPMC_FCLK

GPMC_CSn[i]

GPMC_BE0n_CLE

GPMC_ADCn_ALE

GPMC_OEn_REn

GPMC_WEn

GPMC_AD[15:0]

Command

GNF0

GNF1

GNF2

GNF3

GNF4

GNF5

GNF6

GPMC_12

In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.

Figure 7-50. GPMC and NAND Flash — Command Latch Cycle

www.ti.com

AM2434, AM2432, AM2431

SPRSP65D – APRIL 2021 – REVISED AUGUST 2022

Submit Document Feedback

183

Product Folder Links: AM2434 AM2432 AM2431

AM2434...ALV 数据表(PDF) 183 Page - Texas Instruments

AM2434...ALV 数据表(HTML) 183 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AM2434...ALV 数据表(PDF) 183 Page - Texas Instruments

AM2434...ALV 数据表(HTML) 183 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载