 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
STM32F405 数据表(PDF) 79 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F405 数据表(HTML) 79 Page - STMicroelectronics |
|
|
79 / 204 page  DS8626 Rev 9 79/203 STM32F405xx, STM32F407xx Electrical characteristics 5.3 Operating conditions 5.3.1 General operating conditions Table 12. Current characteristics Symbol Ratings Max. Unit IVDD Total current into VDD power lines (source)(1) 1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range. 240 mA IVSS Total current out of VSS ground lines (sink)(1) 240 IIO Output current sunk by any I/O and control pin 25 Output current source by any I/Os and control pin 25 IINJ(PIN) (2) 2. Negative injection disturbs the analog performance of the device. See note in Section 5.3.21: 12-bit ADC characteristics. Injected current on five-volt tolerant I/O(3) 3. Positive injection is not possible on these I/Os. A negative injection is induced by VIN<VSS. IINJ(PIN) must never be exceeded. Refer to Table 11 for the values of the maximum allowed input voltage. –5/+0 Injected current on any other pin(4) 4. A positive injection is induced by VIN>VDD while a negative injection is induced by VIN<VSS. IINJ(PIN) must never be exceeded. Refer to Table 11 for the values of the maximum allowed input voltage. ±5 ΣIINJ(PIN)(4) Total injected current (sum of all I/O and control pins)(5) 5. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN) is the absolute sum of the positive and negative injected currents (instantaneous values). ±25 Table 13. Thermal characteristics Symbol Ratings Value Unit TSTG Storage temperature range –65 to +150 °C TJ Maximum junction temperature 125 °C Table 14. General operating conditions Symbol Parameter Conditions Min Typ Max Unit fHCLK Internal AHB clock frequency VOS bit in PWR_CR register = 0(1) 0 - 144 MHz VOS bit in PWR_CR register= 1 0 - 168 fPCLK1 Internal APB1 clock frequency - 0 - 42 fPCLK2 Internal APB2 clock frequency - 0 - 84 VDD Standard operating voltage - 1.8(2) -3.6 V VDDA(3)(4) Analog operating voltage (ADC limited to 1.2 M samples) Must be the same potential as VDD(5) 1.8(2) -2.4 V Analog operating voltage (ADC limited to 1.4 M samples) 2.4 - 3.6 VBAT Backup operating voltage - 1.65 - 3.6 V |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
