| 数据搜索系统,热门电子元器件搜索 |
|
STM32L082KB 数据表(PDF) 103 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L082KB 数据表(HTML) 103 Page - STMicroelectronics |
|
103 / 132 page ![]() DS10688 Rev 7 103/132 STM32L082xx Electrical characteristics 109 tsu(NSS) NSS setup time Slave mode, SPI presc = 2 4*Tpclk - - ns th(NSS) NSS hold time Slave mode, SPI presc = 2 2*Tpclk - - tw(SCKH) tw(SCKL) SCK high and low time Master mode Tpclk-2 Tpclk Tpclk+ 2 tsu(MI) Data input setup time Master mode 0 - - tsu(SI) Slave mode 3 - - th(MI) Data input hold time Master mode 7 - - th(SI) Slave mode 3.5 - - ta(SO Data output access time Slave mode 15 - 36 tdis(SO) Data output disable time Slave mode 10 - 30 tv(SO) Data output valid time Slave mode 1.65 V<VDD<3.6 V -18 41 Slave mode 2.7 V<VDD<3.6 V -18 25 tv(MO) Master mode - 4 7 th(SO) Data output hold time Slave mode 10 - - th(MO) Master mode 0 - - 1. Guaranteed by characterization results. 2. The maximum SPI clock frequency in slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%. Table 71. SPI characteristics in voltage Range 1 (1) (continued) Symbol Parameter Conditions Min Typ Max Unit |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |