KSZ9567RTXI-TR datasheet(23/232 Pages) MICROCHIP

23 / 232 page

 2017-2019 Microchip Technology Inc.

DS00002329D-page 23

KSZ9567R

The ‘11’ case occurs when the PHY is unable to shut down the link partner. In this instance, the test is not run because

it would be impossible for the PHY to determine if the detected signal is a reflection of the signal generated or a signal

from another source.

For status 01 or 10, read the Cable Diagnostic Result in register 0xN124-0xN125 bits [7:0]. Get distance to fault

by the following formula:

Distance to fault (meters) = 0.8 * (Cable Diagnostic Result – 22).

To test another differential pair on this PHY, change the value of register 0xN124-0xN125 bits [13:12] when initi-

ating the test.

Return the registers to their original values and restart auto-negotiation.

The following script will test the four pairs of port 1. For other ports, change the register addresses accordingly.

“ww” = write word (16-bits) [register] [data]

“rw” = read word (16-bits) [register]

Values are hexadecimal.

ww 1100 0140

# initialization

ww 1112 1000

# initialization

ww 1124 8000

# initiate test for pair A

sleep 250 msec

rw 1124

# read result for pair A

ww 1124 9000

# initiate test for pair B

sleep 250 msec

rw 1124

# read result for pair B

ww 1124 a000

# initiate test for pair C

sleep 250 msec

rw 1124

# read result for pair C

ww 1124 b000

# initiate test for pair D

sleep 250 msec

rw 1124

# read result for pair D

ww 1112 0700

# return register to default setting

ww 0 1340

# return register to default setting (may vary by application)

4.1.10

REMOTE PHY LOOPBACK

This loopback mode checks the line (differential pairs, transformer, RJ-45 connector, Ethernet cable) transmit and

receive data paths between the KSZ9567R and its Ethernet PHY link partner, and is supported for 10/100/1000 Mbps

at full-duplex.

The loopback data path is shown in Figure 4-2 and functions as follows:

• The Ethernet PHY link partner transmits data to the KSZ9567R PHY port.

• Data received at the external pins of the PHY port is looped back without passing through the MAC and internal

switch fabric.

• The same KSZ9567R PHY port transmits data back to the Ethernet PHY link partner.

KSZ9567RTXI-TR 数据表(PDF) 23 Page - Microchip Technology

KSZ9567RTXI-TR 数据表(HTML) 23 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

KSZ9567RTXI-TR 数据表(PDF) 23 Page - Microchip Technology

KSZ9567RTXI-TR 数据表(HTML) 23 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载