KSZ9567RTXI-TR datasheet(69/232 Pages) MICROCHIP

69 / 232 page

 2017-2019 Microchip Technology Inc.

DS00002329D-page 69

KSZ9567R

TABLE 5-2:

PORT N (1-7) REGISTER ADDRESS MAP

Address

Functional Group

0xN000 - 0xN0FF Port N: Port Operation Control Registers (0xN000 - 0xN0FF)

0xN100 - 0xN1FF Port N: Port Ethernet PHY Registers (0xN100 - 0xN1FF)

0xN200 - 0xN2FF RESERVED

0xN300 - 0xN3FF Port N: Port RGMII/MII/RMII Control Registers (0xN300 - 0xN3FF)

0xN400 - 0xN4FF Port N: Port Switch MAC Control Registers (0xN400 - 0xN4FF)

0xN500 - 0xN5FF Port N: Port Switch MIB Counters Registers (0xN500 - 0xN5FF)

0xN600 - 0xN6FF Port N: Port Switch ACL Control Registers (0xN600 - 0xN6FF)

0xN700 - 0xN7FF RESERVED

0xN800 - 0xN8FF Port N: Port Switch Ingress Control Registers (0xN800 - 0xN8FF)

0xN900 - 0xN9FF Port N: Port Switch Egress Control Registers (0xN900 - 0xN9FF)

0xNA00 - 0xNAFF Port N: Port Switch Queue Management Control Registers (0xNA00 - 0xNAFF)

0xNB00 - 0xNBFF Port N: Port Switch Address Lookup Control Registers (0xNB00 - 0xNBFF)

0xNC00 - 0xNCFF Port N: Port Switch PTP Control Registers (0xNC00 - 0xNCFF)

0xND00 - 0xNFFF RESERVED

Note:

RESERVED address space must not be written under any circumstances. Failure to heed this warn-

ing may result in untoward operation and unexpected results. If it is necessary to write to registers

which contain both writable and reserved bits in the same register, the user should first read back

the reserved bits (RO or R/W), “OR” the desired settable bits with the value read, and then write

back the “ORed” value to the register.

KSZ9567RTXI-TR 数据表(PDF) 69 Page - Microchip Technology