| 数据搜索系统,热门电子元器件搜索 |
|
P9415-R 数据表(PDF) 43 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
P9415-R 数据表(HTML) 43 Page - Renesas Technology Corp |
|
43 / 62 page ![]() P9415-R Datasheet © 2021 Renesas Electronics Corporation 43 May 4, 2021 Address and Bit Register Field Name R/W Default Value Function and Description 0x28 [3] VSWITCHSUCCESS R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x28 [2] OVERTEMP R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x28 [1] OVERVOLT R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x28 [0] OVERCURR R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. Note: The bit definition in Rx mode and Tx mode is different. Table 22. System Interrupt Clear Register (0x28, 0x29, 0x2A, 0x2B) in Tx Mode Address and Bit Register Field Name R/W Default Value Function and Description 0x2B [7:0] Reserved R/W 0 Reserved 0x2A [7:0] Reserved R/W 0 Reserved 0x29 [7:1] Reserved R/W 0 Reserved 0x29 [0] CSP_RECEIVE_INT R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x28 [7] TX_INIT_INT R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x28 [6] GET_DPING_INT R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x28 [5] MODECHNGED R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x28 [4] GET_CFG_INT R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x28 [3] GET_ID_INT R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x28 [2] GET_SS_INT R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x28 [1] START_DPING_INT R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. 0x28 [0] EPT_TYPE_INT R/W 0 AP writes 1 to clear the corresponding Interrupt Registers’ bit. This bit is self-cleared to 0 (by M0) afterward. Note: The bit definition in Rx mode and Tx mode is different. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |