STM32U535NET3QTR datasheet(44/278 Pages) STMICROELECTRONICS

44 / 278 page

Functional overview

STM32U535xx

44/278

DS14217 Rev 1

3.9.4

Reset mode

In order to improve the consumption under reset, the I/O state under and after reset is

“analog state” (the I/O Schmitt trigger is disabled). In addition, the internal reset pull-up is

deactivated when the reset source is internal.

3.9.5

VBAT operation

The VBAT pin allows the device VBAT domain to be powered from an external battery or

an external super-capacitor.

The VBAT pin supplies the RTC with LSE, anti-tamper detection (TAMP), backup registers

and 2-Kbyte backup SRAM. Eight anti-tamper detection pins are available in VBAT mode.

The VBAT operation is automatically activated when VDD is not present. An internal

VBAT battery charging circuit is embedded and can be activated when VDD is present.

Note:

When the microcontroller is supplied from VBAT, neither external interrupts nor RTC

alarm/events exit the microcontroller from the VBAT operation.

3.9.6

PWR TrustZone security

When the TrustZone security is activated by the TZEN option bit, the PWR is switched in

TrustZone security mode.

The PWR TrustZone security secures the following configuration:

•

low-power mode

•

WKUP (wake-up) pins

•

voltage detection and monitoring

•

VBAT mode

Some of the PWR configuration bits security is defined by the security of other peripherals:

•

The VOS (voltage scaling) configuration is secure when the system clock selection is

secure in RCC.

•

The I/O pull-up/pull-down in Standby mode configuration is secure when the

corresponding GPIO is secure.

3.10

Peripheral interconnect matrix

Several peripherals have direct connections between them, that allow autonomous

communication between them and support the saving of CPU resources (thus power supply

consumption). In addition, these hardware connections allow fast and predictable latency.

Depending on the peripherals, these interconnections can operate in Run, Sleep,

Low-power Run and Sleep, Stop 0, Stop 1 and Stop 2 modes.

19. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when

exiting the Shutdown mode.

STM32U535NET3QTR 数据表(PDF) 44 Page - STMicroelectronics

STM32U535NET3QTR 数据表(HTML) 44 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载