STM32U535NET3QTR datasheet(79/278 Pages) STMICROELECTRONICS

79 / 278 page

DS14217 Rev 1

79/278

STM32U535xx

Functional overview

•

Transfer detection flags:

–

Receive buffer full

–

Transmit buffer empty

–

Busy and end of transmission flags

•

Parity control:

–

Transmits parity bit

–

Checks parity of received data byte

•

Four error detection flags:

–

Overrun error

–

Noise detection

–

Frame error

–

Parity error

•

Interrupt sources with flags

•

Multiprocessor communications: wake-up from Mute mode by idle line detection or

address mark detection

•

Autonomous functionality in Stop mode with wake-up from Stop capability

3.40

Serial peripheral interface (SPI)

The devices embed three serial peripheral interfaces (SPI) that can be used to

communicate with external devices while using the specific synchronous protocol. The SPI

protocol supports half-duplex, full-duplex and simplex synchronous, serial communication

with external devices.

The interface can be configured as master or slave and can operate in multi-slave or

multi-master configurations. The device configured as master provides communication

clock (SCK) to the slave device. The slave select (SS) and ready (RDY) signals can be

applied optionally just to setup communication with concrete slave and to assure it handles

the data flow properly. The Motorola® data format is used by default, but some other specific

modes are supported as well.

The SPI main features are:

•

Full-duplex synchronous transfers on three lines

•

Half-duplex synchronous transfer on two lines (with bidirectional data line)

•

Simplex synchronous transfers on two lines (with unidirectional data line)

•

4-bit to 32-bit data size selection or fixed to 8-bit and 16-bit only

•

Multi master or multi slave mode capability

•

Dual-clock domain, separated clock for the peripheral kernel that can be independent

of PCLK

•

Baud rate prescaler up to kernel frequency/2 or bypass from RCC in Master mode

•

Protection of configuration and setting

•

Hardware or software management of SS for both master and slave

•

Adjustable minimum delays between data and between SS and data flow

•

Configurable SS signal polarity and timing, MISO x MOSI swap capability

•

Programmable clock polarity and phase

•

Programmable data order with MSB-first or LSB-first shifting

STM32U535NET3QTR 数据表(PDF) 79 Page - STMicroelectronics

STM32U535NET3QTR 数据表(HTML) 79 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载