STM32U535NET3QTR datasheet(77/278 Pages) STMICROELECTRONICS

77 / 278 page

DS14217 Rev 1

77/278

STM32U535xx

Functional overview

3.39.1

Universal synchronous/asynchronous receiver transmitter

(USART/UART)

The USART offers a flexible means to perform full-duplex data exchange with external

equipments requiring an industry standard NRZ asynchronous serial data format. A very

wide range of baud rates can be achieved through a fractional baud rate generator.

The USART supports both synchronous one-way and half-duplex single-wire

communications, as well as LIN (local interconnection network), Smartcard protocol, IrDA

(infrared data association) SIR ENDEC specifications, and modem operations (CTS/RTS).

Multiprocessor communications are also supported.

High-speed data communications up to 20 Mbauds are possible by using the DMA (direct

memory access) for multibuffer configuration.

The USART main features are:

•

Full-duplex asynchronous communication

•

NRZ standard format (mark/space)

•

Configurable oversampling method by 16 or 8 to achieve the best compromise

between speed and clock tolerance

•

Baud rate generator systems

•

Two internal FIFOs for transmit and receive data

Each FIFO can be enabled/disabled by software and come with a status flag.

•

A common programmable transmit and receive baud rate

•

Dual-clock domain with dedicated kernel clock for peripherals independent from PCLK

•

Auto baud rate detection

•

Programmable data word length (7, 8 or 9 bits)

•

Programmable data order with MSB-first or LSB-first shifting

•

Configurable stop bits (1 or 2 stop bits)

•

Synchronous Master/Slave mode and clock output/input for synchronous

communications

•

SPI slave transmission underrun error flag

•

Single-wire half-duplex communications

•

Continuous communications using DMA

•

Received/transmitted bytes are buffered in reserved SRAM using centralized DMA

•

Separate enable bits for transmitter and receiver

•

Separate signal polarity control for transmission and reception

•

Swappable Tx/Rx pin configuration

•

Hardware flow control for modem and RS-485 transceiver

•

Communication control/error detection flags

•

Parity control:

–

Transmits parity bit

–

Checks parity of received data byte

•

Interrupt sources with flags

•

Multiprocessor communications: wake-up from Mute mode by idle line detection or

address mark detection

•

Autonomous functionality in Stop mode with wake-up from stop capability

STM32U535NET3QTR 数据表(PDF) 77 Page - STMicroelectronics

STM32U535NET3QTR 数据表(HTML) 77 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载