| 数据搜索系统,热门电子元器件搜索 |
|
ADV7393 数据表(PDF) 75 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7393 数据表(HTML) 75 Page - Analog Devices |
|
75 / 96 page ![]() ADV7390/ADV7391/ADV7392/ADV7393 Rev. 0 | Page 75 of 96 522 523 524 525 9 10 11 20 21 22 DISPLAY DISPLAY VERTICAL BLANK ODD FIELD EVEN FIELD 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 283 284 285 ODD FIELD EVEN FIELD DISPLAY DISPLAY VERTICAL BLANK 5 7 6 4 3 2 1 8 HSYNC VSYNC HSYNC VSYNC Figure 109. SD Timing Mode 2, Slave Option, NTSC 622 623 624 625 21 22 23 DISPLAY VERTICAL BLANK ODD FIELD EVEN FIELD DISPLAY 309 310 311 312 313 314 315 316 317 318 319 334 335 336 DISPLAY VERTICAL BLANK ODD FIELD EVEN FIELD DISPLAY 320 7 6 5 4 3 2 1 HSYNC VSYNC HSYNC VSYNC Figure 110. SD Timing Mode 2, Slave Option, PAL Mode 2—Master Option (Subaddress 0x8A = X X X X X 1 0 1) In this mode, the ADV739x can generate horizontal and vertical synchronization signals. A coincident low transition of both HSYNC and VSYNC inputs indicates the start of an odd field. A VSYNC low transition when HSYNC is high indicates the start of an even field. The ADV739x automatically blanks all normally blank lines as per CCIR-624. HSYNC and VSYNC are output on the HSYNC and VSYNC pins, respectively. Cb Y PIXEL DATA HSYNC VSYNC PAL = 132 × CLOCK/2 NTSC = 122 × CLOCK/2 Y Cr Figure 111. SD Timing Mode 2, Even-to-Odd Field Transition (Master/Slave) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |