数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADV7393 数据表(PDF) 27 Page - Analog Devices

部件名 ADV7393
功能描述  Low Power, Chip Scale 10-Bit SD/HD Video Encoder
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADV7393 数据表(HTML) 27 Page - Analog Devices

Back Button ADV7393 Datasheet HTML 23Page - Analog Devices ADV7393 Datasheet HTML 24Page - Analog Devices ADV7393 Datasheet HTML 25Page - Analog Devices ADV7393 Datasheet HTML 26Page - Analog Devices ADV7393 Datasheet HTML 27Page - Analog Devices ADV7393 Datasheet HTML 28Page - Analog Devices ADV7393 Datasheet HTML 29Page - Analog Devices ADV7393 Datasheet HTML 30Page - Analog Devices ADV7393 Datasheet HTML 31Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 96 page
background image
ADV7390/ADV7391/ADV7392/ADV7393
Rev. 0 | Page 27 of 96
Table 15. Register 0x0B to Register 0x17
SR7 to
Bit Number
Reset
SR0
Register
Bit Description
7
6
5
4
3
2
1
0
Register Setting
Value
0
0
0
0
0
0
0
0
0%
0x00
0
0
0
0
0
0
0
1
+0.018%
0
0
0
0
0
0
1
0
+0.036%
0
0
1
1
1
1
1
1
+7.382%
Positive Gain to DAC Output Voltage.
0
1
0
0
0
0
0
0
+7.5%
1
1
0
0
0
0
0
0
−7.5%
1
1
0
0
0
0
0
1
−7.382%
1
0
0
0
0
0
1
0
−7.364%
0x0B
DAC 1, DAC 2,
DAC 3 Output
Level
Negative Gain to DAC Output
Voltage.
1
1
1
1
1
1
1
1
−0.018%
0
DAC 1 low power disabled
0x00
DAC 1 Low Power Mode.
1
DAC 1 low power enabled
0
DAC 2 low power disabled
DAC 2 Low Power Mode.
1
DAC 2 low power enabled
0
DAC 3 low power disabled
DAC 3 Low Power Mode.
1
DAC 3 low power enabled
0
SD = 16×, ED = 8×
SD/ED Oversample Rate Select.
1
SD = 8×, ED = 4×
0x0D
DAC Power
Mode
Reserved.
0
0
0
0
DAC 1 Cable Detect.
0
Cable detected on DAC 1
0x00
Read Only.
1
DAC 1 unconnected
DAC 2 Cable Detect.
0
Cable detected on DAC 2
Read Only.
1
DAC 2 unconnected
Reserved.
0
0
0
DAC auto power-down
disable
Unconnected DAC auto power-down.
1
DAC auto power-down
enable
0x10
Cable Detection
Reserved.
0
0
0
P[7:0] Readback (ADV7390/ADV7391).
0x13
Pixel Port
Readback A1
P[15:8] Readback (ADV7392/ADV7393).
x
x
x
x
x
x
x
x
Read only
0xXX
0x14
Pixel Port
Readback B1
P[7:0] Readback (ADV7392/ADV7393).
x
x
x
x
x
x
x
x
Read only
0xXX
Reserved.
x
x
x
0xXX
VSYNC Readback.
x
HSYNC Readback.
x
SFL/MISO Readback.
x
0x16
Control Port
Readback1
Reserved.
x
x
Read only
Reserved.
0
0x00
0
Software Reset.
1
Writing a 1 resets the
device; this is a self-
clearing bit
0x17
Software Reset
Reserved.
0
0
0
0
0
0
1 For correct operation, Subaddress 0x01[6:4] must equal the default value of 000.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com