ADV7393 datasheet(25/96 Pages) AD

25 / 96 page

ADV7390/ADV7391/ADV7392/ADV7393

Rev. 0 | Page 25 of 96

A microprocessor can read from or write to all registers of the

ADV739x via the MPU port, except for registers that are

specified as read-only or write-only registers.

The subaddress register determines the register accessed by the

next read or write operation. All communication through the

MPU port starts with an access to the subaddress register. A

read/write operation is then performed from/to the target

address, incrementing to the next address until the transaction

is complete.

Table 13 to Table 27 describe the functionality of each register.

All registers can be read from as well as written to, unless

otherwise stated.

SUBADDRESS REGISTER (SR7 TO SR0)

The subaddress register is an 8-bit write-only register. After the

MPU port is accessed and a read/write operation is selected, the

subaddress is set up. The subaddress register determines which

Table 13. Register 0x00

SR7 to

Bit Number

Reset

SR0

Bit Description

Setting

Value

Sleep

mode off.

0x12

Sleep Mode. With this control enabled, the current consumption is

reduced to μA level. All DACs and the internal PLL circuit are

disabled. Registers can be read from and written to in sleep mode.

Sleep

mode on.

PLL on.

PLL and Oversampling Control. This control allows the internal PLL

circuit to be powered down and the oversampling to be switched off.

PLL off.

DAC 3 off.

DAC 3: Power on/off.

DAC 3 on.

DAC 2 off.

DAC 2: Power on/off.

DAC 2 on.

DAC 1 off.

DAC 1: Power on/off.

DAC 1 on.

0x00

Power

Mode

Reserved.

ADV7393 数据表(PDF) 25 Page - Analog Devices

ADV7393 数据表(HTML) 25 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载