数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9981/PCB 数据表(PDF) 35 Page - Analog Devices

部件名 AD9981/PCB
功能描述  High Performance 10-Bit Display Interface
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9981/PCB 数据表(HTML) 35 Page - Analog Devices

Back Button AD9981/PCB Datasheet HTML 31Page - Analog Devices AD9981/PCB Datasheet HTML 32Page - Analog Devices AD9981/PCB Datasheet HTML 33Page - Analog Devices AD9981/PCB Datasheet HTML 34Page - Analog Devices AD9981/PCB Datasheet HTML 35Page - Analog Devices AD9981/PCB Datasheet HTML 36Page - Analog Devices AD9981/PCB Datasheet HTML 37Page - Analog Devices AD9981/PCB Datasheet HTML 38Page - Analog Devices AD9981/PCB Datasheet HTML 39Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 44 page
background image
AD9981
Rev. 0 | Page 35 of 44
Table 43. Input Bandwidth Select
Input Bandwidth
Result
0
Low analog input bandwidth
1
High analog input bandwidth
0x1E
4
Power-Down Control Select
This bit determines whether power-down is con-
trolled manually or automatically by the chip. If
automatic control is selected (Register 0x1E, Bit 4), the
AD9981’s decision is based on the status of the sync
detect bits (Register 0x24, Bits 2, 3, 6, and 7). If either
an Hsync or a sync-on-green input is detected on any
input, the chip powers up or powers down. For
manual control, the AD9981 allows the flexibility of
control through both a dedicated pin and a register bit.
The dedicated pin allows a hardware watchdog circuit
to control power-down, while the register bit allows
power-down to be controlled by software. With
manual power-down control, the polarity of the
powerdown pin must be set (0x1E, Bit 2) whether it is
used or not. If unused, it is recommended to set the
polarity to active high and hardwire the pin to ground
with a 10 kΩ resistor.
Table 44. Auto Power-Down Select
Power-Down Select
Result
0
Manual power-down control
(User determines power-down)
1
Auto power-down control
(Chip determines power-down)
0x1E
3
Power-Down
This bit is used to manually place the chip in power-
down mode. It is only used if manual power-down
control is selected (see Bit 4 above). Both the state of
this register bit and the power-down pin (Pin 17)
are used to control manual power-down. (See the
Power Management section for more details on
power-down.)
Table 45. Power-Down Settings
Power-Down Select
Pin 17
Result
0
0
Normal operation
1
X
Power-down
0x1E
2
Power-Down Polarity
This bit defines the polarity of the power-down pin
(Pin 17). It is only used if manual power-down control
is selected (see Bit 4 above).
Table 46. Power-Down Pin Polarity
Select
Result
0
Power-down pin is active low
1
Power-down pin is active high
0x1E
1
Power-Down Fast Switching Control
This bit controls a special fast switching mode. With
this bit the AD9981 can stay active during power-
down and only put the outputs in high impedance.
This option is useful when the data outputs from two
chips are connected on a PCB and the user wants to
switch instantaneously between the two.
Table 47. Power-Down Fast Switching Control
Fast Switching Control
Result
0
Normal power-down operation
1
The chip stays powered up and the
outputs are put in high impedance
mode
0x1E
0
SOGOUT High Impedance Control
This bit controls whether the SOGOUT output pin is
in high impedance or not, when in power-down mode.
In most cases, SOGOUT is not put in high impedance
during normal operation. It is usually needed for sync
detection by the graphics controller. The option to put
SOGOUT in high impedance is included mainly to
allow for factory testing modes.
Table 42. SOGOUT High Impedance Control
SOGOUT Control
Result
0
The SOGOUT output operates as
normal during power-down.
1
The SOGOUT output is in high
impedance during power-down.
OUTPUT CONTROL
0x1F
7:5
Output Mode
These bits choose between three options for the
output mode. In 4:4:4 mode, RGB is standard. In 4:2:2
mode, YCbCr is standard, which allows a reduction in
the number of output pins from 30 to 20. In 4:4:4
DDR output mode, the data is in RGB mode, but
changes on every clock edge. The power-up default
setting is 100.
Table 43. Output Mode
Output Mode
Result
100
4:4:4 RGB mode
101
4:2:2 YCbCr mode
110
4:4:4 DDR mode
0x1F
4
Primary Output Enable
This bit places the primary output in active or high
impedance mode. The power-up default setting is 1.
Table 44. Primary Output Enable
Select
Result
0
Primary output is in high impedance
mode
1
Primary output is enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com