数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS53L21 数据表(PDF) 46 Page - Cirrus Logic

部件名 CS53L21
功能描述  Low Power, Stereo Analog to Digital Converter
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS53L21 数据表(HTML) 46 Page - Cirrus Logic

Back Button CS53L21 Datasheet HTML 42Page - Cirrus Logic CS53L21 Datasheet HTML 43Page - Cirrus Logic CS53L21 Datasheet HTML 44Page - Cirrus Logic CS53L21 Datasheet HTML 45Page - Cirrus Logic CS53L21 Datasheet HTML 46Page - Cirrus Logic CS53L21 Datasheet HTML 47Page - Cirrus Logic CS53L21 Datasheet HTML 48Page - Cirrus Logic CS53L21 Datasheet HTML 49Page - Cirrus Logic CS53L21 Datasheet HTML 50Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 66 page
background image
46
DS700PP1
CS53L21
ADCX High-Pass Filter Freeze (ADCX_HPFRZ)
Default: 0
0 - Continuous DC Subtraction
1 - Frozen DC Subtraction
Function:
The high-pass filter works by continuously subtracting a measure of the DC offset from the output of the
decimation filter. If the ADCx_HPFRZ bit is taken high during normal operation, the current value of the DC
offset is frozen, and this DC offset will continue to be subtracted from the conversion result. For DC mea-
surements, this bit must be set to ‘1’. See “ADC Digital Filter Characteristics” on page 14.
Soft Ramp CHX Control (SOFTX)
Default: 0
0 - Disabled
1 - Enabled
Function:
Soft Ramp allows level changes to be implemented via an incremental ramp. ADCx_ATT[7:0] digital atten-
uation changes are ramped from the current level to the new level at a rate of 0.125 dB per LRCK period.
PGAx_VOL[4:0] gain changes are ramped in 0.5 dB steps every 16 LRCK periods.
Soft Ramp & Zero Cross Enabled
When used in conjunction with the ZCROSSx bit, the PGAx_VOL[4:0] gain changes will occur in 0.5 dB
steps and be implemented on a signal zero crossing.
Zero Cross CHX Control (ZCROSSX)
Default: 0
0 - Disabled
1 - Enabled
Function:
Zero Cross Enable dictates that signal level changes will occur on a signal zero crossing to minimize audible
artifacts. The requested level change will occur after a timeout period of 1024 sample periods (approximate-
ly 10.7 ms at 48 kHz sample rate) if the signal does not encounter a zero crossing. The zero cross function
is independently monitored and implemented for each channel.
Soft Ramp & Zero Cross Enabled
When used in conjunction with the SOFTx bit, the PGAx_VOL[4:0] gain changes will occur in 0.5 dB steps
and be implemented on a signal zero crossing.
The ADC Attenuator ADCx_ATT[7:0] is not affected by the ZCROSSx bit.
SOFTx
ZCROSSx
Analog PGA Volume
(PGAx_VOL[4:0])
Digital Attenuator (ADCx_ATT[7:0])
00
Volume changes immediately.
Volume changes immediately.
01
Volume changes at next zero cross time.
Volume changes immediately.
10
Volume changes in 0.5 dB steps.
Change volume in 0.125 dB steps.
11
Volume changes in 0.5 dB steps at every
signal zero-cross.
Change volume in 0.125 dB steps.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com