CS53L21 datasheet(7/66 Pages) CIRRUS

7 / 66 page

DS700PP1

CS53L21

TSTO

Test Out (Output) - This pin is an output used for test purposes only and must be left “floating” (no con-

nection external to the pin).

NIC

.Not Internally Connected - This pin is not connected internal to the device and may be connected to

ground or left “floating”. No other external connection should be made to this pin.

Analog Power (Input) - Positive power for the internal analog section.

AGND

Analog Ground (Input) - Ground reference for the internal analog section.

TSTO

Test Out (Output) - This pin is an output used for test purposes only and must be left “floating” (no con-

nection external to the pin).

Quiescent Voltage (Output) - Filter connection for internal quiescent voltage.

FILT+

Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling circuits.

MICIN1/

AIN3A

Microphone Input 1 (Input) - The full-scale level is specified in the ADC Analog Characteristics specifi-

cation table.

MICIN2/

BIAS/AIN3B

Microphone Input 2 (Input/Output) - The full-scale level is specified in the ADC Analog Characteristics

specification table. This pin can also be configured as an output to provide a low noise bias supply for an

external microphone. Electrical characteristics are specified in the DC Electrical Characteristics table.

AIN2A

Analog Input (Input) - The full-scale level is specified in the ADC Analog Characteristics specification

table.

AIN2B/BIAS

Analog Input (Input/Output) - The full-scale level is specified in the ADC Analog Characteristics specifi-

cation table. This pin can also be configured as an output to provide a low noise bias supply for an exter-

nal microphone. Electrical characteristics are specified in the DC Electrical Characteristics table.

AFILTA

AFILTB

Filter Connection (Output) - Filter connection for the ADC inputs.

AIN1A

AIN1B

Analog Input (Input) - The full-scale level is specified in the ADC Analog Characteristics specification

table.

RESET

Reset (Input) - The device enters a low power mode when this pin is driven low.

Digital Interface Power (Input) - Determines the required signal level for the serial audio interface and

host control port. Refer to the Recommended Operating Conditions for appropriate voltages.

Digital Power (Input) - Positive power for the internal digital section.

DGND

Digital Ground (Input) - Ground reference for the internal digital section.

SDOUT

(M/S)

Serial Audio Data Output (Output) - Output for two’s complement serial audio data.

Serial Port Master/Slave (Input/Output) - Hardware Mode Startup Option: Selects between Master and

Slave Mode for the serial port.

MCLK

Master Clock (Input) - Clock source for the delta-sigma modulators.

SCLK

Serial Clock (Input/Output) -- Serial clock for the serial audio interface.

TSTN

Test In (Input) - This pin is an input used for test purposes only and should be tied to DGND for normal

operation.

Thermal Pad

Thermal relief pad for optimized heat dissipation. See “QFN Thermal Pad” on page 59.

CS53L21 数据表(PDF) 7 Page - Cirrus Logic

CS53L21 数据表(HTML) 7 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载