UJA1069 datasheet(1/64 Pages) PHILIPS

部件名	UJA1069

功能描述	LIN fail-safe system basis chip

PDF	64 Pages

Scroll/Zoom	100%

制造商	PHILIPS [NXP Semiconductors]

网页	http://www.nxp.com

标志

1 / 64 page

1.

General description

The UJA1069 fail-safe System Basis Chip (SBC) replaces basic discrete components

which are common in every Electronic Control Unit (ECU) with a Local Interconnect

Network (LIN) interface. The fail-safe SBC supports all networking applications which

control various power and sensor peripherals by using LIN as a local sub-bus. The

fail-safe SBC contains the following integrated devices:

• LIN transceiver compliant with LIN 2.0 and SAE J2602, and compatible with LIN 1.3

• Advanced independant watchdog

• Dedicated voltage regulator for microcontroller

• Serial peripheral interface (full duplex)

• Local wake-up input port

• Inhibit/limp-home output port

In addition to the advantages of integrating these common ECU functions in a single

package, the fail-safe SBC offers an intelligent combination of system-speciﬁc functions

such as:

• Advanced low-power concept

• Safe and controlled system start-up behavior

• Advanced fail-safe system behavior that prevents any conceivable deadlock

• Detailed status reporting on system and sub-system levels

The UJA1069 is designed to be used in combination with a microcontroller and a LIN

controller. The fail-safe SBC ensures that the microcontroller is always started up in a

deﬁned manner. In failure situations the fail-safe SBC will maintain the microcontroller

function for as long as possible, to provide full monitoring and software driven fall-back

operation.

The UJA1069 is designed for 14 V single power supply architectures and for 14 V and

42 V dual power supply architectures.

UJA1069

LIN fail-safe system basis chip

Rev. 02 — 5 March 2007

Preliminary data sheet

类似零件编号 - UJA1069

制造商	部件名	数据表	功能描述
NXP Semiconductors	UJA1069	310Kb / 64P	LIN fail-safe system basis chip Rev. 03-10 September 2007
	UJA1069	304Kb / 64P	LIN fail-safe system basis chip Rev. 04-28 October 2009
	UJA1069TW	310Kb / 64P	LIN fail-safe system basis chip Rev. 03-10 September 2007
	UJA1069TW	304Kb / 64P	LIN fail-safe system basis chip Rev. 04-28 October 2009
	UJA1069TW24	310Kb / 64P	LIN fail-safe system basis chip Rev. 03-10 September 2007

制造商	部件名	数据表	功能描述
NXP Semiconductors	UJA1065	285Kb / 67P	High-speed CAN/LIN fail-safe system basis chip Rev. 01-10 August 2005
	UJA1069	310Kb / 64P	LIN fail-safe system basis chip Rev. 03-10 September 2007
	UJA1061	340Kb / 74P	Fault-tolerant CAN/LIN fail-safe system basis chip Rev. 05-22 November 2007
	UJA1069	304Kb / 64P	LIN fail-safe system basis chip Rev. 04-28 October 2009
	UJA1065	470Kb / 76P	High-speed CAN/LIN fail-safe system basis chip Rev. 07-25 February 2010
	UJA1061	529Kb / 77P	Fault-tolerant CAN/LIN fail-safe system basis chip Rev. 06-9 March 2010
	UJA1066	473Kb / 70P	High-speed CAN fail-safe system basis chip Rev. 03-17 March 2010
	FS8600-SDS	527Kb / 15P	Fail-safe system basis chip with multiple SMPSs and LDOs Rev. 1.1-23 November 2021
	PF5030_SDS	354Kb / 20P	Fail-safe system basis chip with multiple SMPSs and LDOs Rev. 1 - 22 November 2022
	FS8600_SDS	243Kb / 16P	Fail-safe system basis chip with multiple SMPSs and LDOs Rev. 2.0 - 7 December 2022