UJA1069 datasheet(19/64 Pages) PHILIPS

19 / 64 page

UJA1069_2

Preliminary data sheet

Rev. 02 — 5 March 2007

19 of 64

NXP Semiconductors

UJA1069

LIN fail-safe system basis chip

6.7.1.1

Active mode

In Active mode the LIN transceiver can transmit data to and receive data from the LIN bus.

To enter Active mode the LMC bit must be set in the Physical Layer register and the SBC

must be in Normal mode or Flash mode.

The LTC bit can be used to set the LIN transceiver to a Listen-only mode. The transmitter

output stage is disabled in this mode.

When leaving Active mode the LIN transmitter is disabled and the LIN receiver is

monitoring the LIN-bus for a valid wake-up.

6.7.1.2

Off-line mode

Off-line mode is the low-power mode of the LIN transceiver. The LIN transceiver is

disabled to save supply current. Pin RXDL reﬂects any wake-up event at the LIN-bus.

6.7.2 LIN wake-up

For a remote wake-up via LIN a LIN-bus signal is required as shown in Figure 10.

Fig 9.

States LIN transceiver

001aad184

power-on

Active mode

transmitter: ON/OFF (LTC)

receiver: ON

RXDL: bitstream

RTLIN: ON/75

µA

Off-line mode

transmitter: OFF

receiver: wake-up

RXDL: wake-up status

RTLIN: 75

µA/OFF

SBC enters

Stand-by, Start-up,

Restart or Fail-safe mode

OR LMC = 0

SBC enters

Normal or Flash mode

AND LMC = 1

SBC enters

Fail-safe mode

UJA1069 数据表(PDF) 19 Page - NXP Semiconductors

UJA1069 数据表(HTML) 19 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载

链接网址

UJA1069 数据表(PDF) 19 Page - NXP Semiconductors

UJA1069 数据表(HTML) 19 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表 下载

链接网址

数据表下载