数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT83C5136-RDTUL 数据表(PDF) 123 Page - ATMEL Corporation

部件名 AT83C5136-RDTUL
功能描述  8-bit Microcontroller with Full Speed USB Device
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT83C5136-RDTUL 数据表(HTML) 123 Page - ATMEL Corporation

Back Button AT83C5136-RDTUL Datasheet HTML 119Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 120Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 121Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 122Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 123Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 124Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 125Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 126Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 127Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 171 page
background image
123
AT83C5134/35/36
7683B–USB–03/07
Table 85. USBINT Register
USBINT (S:BDh)
USB Global Interrupt Register
Reset Value = 00h
7
6
5
4
3
2
1
0
-
-
WUPCPU
EORINT
SOFINT
-
-
SPINT
Bit Number
Bit
Mnemonic Description
7-6
-
Reserved
The value read from these bits is always 0. Do not set these bits.
5
WUPCPU
Wake Up CPU Interrupt
This bit is set by hardware when the USB controller is in SUSPEND state and is
re-activated by a non-idle signal FROM USB line (not by an upstream resume).
This triggers a USB interrupt when EWUPCPU is set in Table 86 on page 124.
When receiving this interrupt, user has to enable all USB clock inputs.
This bit will be cleared by software (USB clocks must be enabled before).
4
EORINT
End Of Reset Interrupt
This bit is set by hardware when a End Of Reset has been detected by the USB
controller. This triggers a USB interrupt when EEORINT is set (see Figure 86 on
page 124).
This bit will be cleared by software.
3
SOFINT
Start of Frame Interrupt
This bit is set by hardware when an USB Start of Frame PID (SOF) has been
detected. This triggers a USB interrupt when ESOFINT is set (see Table 86 on
page 124).
This bit will be cleared by software.
2
-
Reserved
The value read from this bit is always 0. Do not set this bit.
1
-
Reserved
The value read from this bit is always 0. Do not set this bit.
0
SPINT
Suspend Interrupt
This bit is set by hardware when a USB Suspend (Idle bus for three frame
periods: a J state for 3 ms) is detected. This triggers a USB interrupt when
ESPINT is set in see Table 86 on page 124.
This bit will be cleared by software BEFORE any other USB operation to re-
activate the macro.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com