数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT83C5136-RDTUL 数据表(PDF) 126 Page - ATMEL Corporation

部件名 AT83C5136-RDTUL
功能描述  8-bit Microcontroller with Full Speed USB Device
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT83C5136-RDTUL 数据表(HTML) 126 Page - ATMEL Corporation

Back Button AT83C5136-RDTUL Datasheet HTML 122Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 123Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 124Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 125Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 126Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 127Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 128Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 129Page - ATMEL Corporation AT83C5136-RDTUL Datasheet HTML 130Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 126 / 171 page
background image
126
AT83C5134/35/36
7683B–USB–03/07
Table 89. UEPCONX Register
UEPCONX (S:D4h)
USB Endpoint X Control Register
Note:
1. (X = EPNUM set in UEPNUM Register UEPNUM (S:C7h) USB Endpoint Number)
Reset Value = 80h when UEPNUM = 0 (default Control Endpoint)
Reset Value = 00h otherwise for all other endpoints
7
6
5
4
3
2
1
0
EPEN
-
-
-
DTGL
EPDIR
EPTYPE1
EPTYPE0
Bit Number
Bit
Mnemonic
Description
7
EPEN
Endpoint Enable
Set this bit to enable the endpoint according to the device configuration.
Endpoint 0 will always be enabled after a hardware or USB bus reset and
participate in the device configuration.
Clear this bit to disable the endpoint according to the device configuration.
6
-
Reserved
The value read from this bit is always 0. Do not set this bit.
5
-
Reserved
The value read from this bit is always 0. Do not set this bit.
4
-
Reserved
The value read from this bit is always 0. Do not set this bit.
3
DTGL
Data Toggle (Read-only)
This bit is set by hardware when a valid DATA0 packet is received and
accepted.
This bit is cleared by hardware when a valid DATA1 packet is received and
accepted.
2
EPDIR
Endpoint Direction
Set this bit to configure IN direction for Bulk, Interrupt and Isochronous
endpoints.
Clear this bit to configure OUT direction for Bulk, Interrupt and Isochronous
endpoints.
This bit has no effect for Control endpoints.
1-0
EPTYPE[1:0]
Endpoint Type
Set this field according to the endpoint configuration (Endpoint 0 will always be
configured as control):
00Control endpoint
01Isochronous endpoint
10Bulk endpoint
11Interrupt endpoint



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com