AT83C5136-RDTUL datasheet(131/171 Pages) ATMEL

131 / 171 page

131

AT83C5134/35/36

7683B–USB–03/07

Table 95. UEPINT Register

UEPINT (S:F8h read-only)

USB Endpoint Interrupt Register

Reset Value = 00h

EP5INT

EP4INT

EP3INT

EP2INT

EP1INT

EP0INT

Bit Number

Bit

Mnemonic Description

Reserved

The value read from this bit is always 0. Do not set this bit.

Reserved

The value read from this bit is always 0. Do not set this bit.

EP5INT

Endpoint 5 Interrupt

This bit is set by hardware when an endpoint interrupt source has been detected on the

endpoint 5. The endpoint interrupt sources are in the UEPSTAX register and can be: TXCMP,

RXOUTB0, RXOUTB1, RXSETUP or STLCRC.

A USB interrupt is triggered when the EP5IE bit in the UEPIEN register is set.

This bit is cleared by hardware when all the endpoint interrupt sources are cleared

EP4INT

Endpoint 4 Interrupt

This bit is set by hardware when an endpoint interrupt source has been detected on the

endpoint 4. The endpoint interrupt sources are in the UEPSTAX register and can be: TXCMP,

RXOUTB0, RXOUTB1, RXSETUP or STLCRC.

A USB interrupt is triggered when the EP4IE bit in the UEPIEN register is set.

This bit is cleared by hardware when all the endpoint interrupt sources are cleared

EP3INT

Endpoint 3 Interrupt

This bit is set by hardware when an endpoint interrupt source has been detected on the

endpoint 3. The endpoint interrupt sources are in the UEPSTAX register and can be: TXCMP,

RXOUTB0, RXOUTB1, RXSETUP or STLCRC.

A USB interrupt is triggered when the EP3IE bit in the UEPIEN register is set.

This bit is cleared by hardware when all the endpoint interrupt sources are cleared

EP2INT

Endpoint 2 Interrupt

This bit is set by hardware when an endpoint interrupt source has been detected on the

endpoint 2. The endpoint interrupt sources are in the UEPSTAX register and can be: TXCMP,

RXOUTB0, RXOUTB1, RXSETUP or STLCRC.

A USB interrupt is triggered when the EP2IE bit in the UEPIEN register is set.

This bit is cleared by hardware when all the endpoint interrupt sources are cleared

EP1INT

Endpoint 1 Interrupt

This bit is set by hardware when an endpoint interrupt source has been detected on the

endpoint 1. The endpoint interrupt sources are in the UEPSTAX register and can be: TXCMP,

RXOUTB0, RXOUTB1, RXSETUP or STLCRC.

A USB interrupt is triggered when the EP1IE bit in the UEPIEN register is set.

This bit is cleared by hardware when all the endpoint interrupt sources are cleared

EP0INT

Endpoint 0 Interrupt

This bit is set by hardware when an endpoint interrupt source has been detected on the

endpoint 0. The endpoint interrupt sources are in the UEPSTAX register and can be: TXCMP,

RXOUTB0, RXOUTB1, RXSETUP or STLCRC.

A USB interrupt is triggered when the EP0IE bit in the UEPIEN register is set.

This bit is cleared by hardware when all the endpoint interrupt sources are cleared

AT83C5136-RDTUL 数据表(PDF) 131 Page - ATMEL Corporation

AT83C5136-RDTUL 数据表(HTML) 131 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AT83C5136-RDTUL 数据表(PDF) 131 Page - ATMEL Corporation

AT83C5136-RDTUL 数据表(HTML) 131 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载