| 数据搜索系统,热门电子元器件搜索 |
|
ST92F124 数据表(PDF) 147 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92F124 数据表(HTML) 147 Page - STMicroelectronics |
|
147 / 429 page ![]() 147/429 ST92F124/F150/F250 - EXTERNAL MEMORY INTERFACE (EXTMI) EXTERNAL MEMORY SIGNALS (Cont’d) 8.2.8 WAIT: External Memory Wait WAIT (Alternate Function Input, Active low) indi- cates to the ST9 that the external memory requires more time to complete the memory access cycle. If bit EWEN (EIVR) is set, the WAIT signal is sam- pled with the rising edge of the processor internal clock during phase T1 or T2 of every memory cy- cle. If the signal was sampled active, one more in- ternal clock cycle is added to the memory cycle. On the rising edge of the added internal clock cy- cle, WAIT is sampled again to continue or finish the memory cycle stretching. Note that if WAIT is sampled active during phase T1 then AS is stretched, while if WAIT is sampled active during phase T2 then DS is stretched. WAIT is enabled via software as the Alternate Function input of the associated I/O port bit (refer to specific ST9 ver- sion to identify the specific port and pin). Refer to Figure 78. Figure 78. External memory Read/Write sequence with external wait request (WAIT pin) T1 T2 T1 T2 SYSTEM AS (MC=0) ALE (MC=1) DS (MC=0) P0 RW (MC=0) OEN (MC=1) WEN (MC=1) P0 RW (MC=0) OEN (MC=1) WEN (MC=1) WAIT P1, P9 T1 T2 ADDRESS ADD. ADD. ADD. D.OUT ADDRESS D.OUT ADD. DATA OUT D.IN D.IN D.IN ADDRESS ADDRESS ADDRESS CLOCK 9 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |