ST92F124 datasheet(160/429 Pages) STMICROELECTRONICS

160 / 429 page

160/429

TIMER/WATCHDOG (WDT)

TIMER/WATCHDOG (Cont’d)

10.1.3.3 Preventing Watchdog System Reset

In order to prevent a system reset, the sequence

AAh, 55h must be written to WDTLR (Watchdog

Timer Low Register). Once 55h has been written,

the Timer reloads the constant and counting re-

starts from the preset value.

To reload the counter, the two writing operations

must be performed sequentially without inserting

other instructions that modify the value of the

WDTLR register between the writing operations.

The maximum allowed time between two reloads

of the counter depends on the Watchdog timeout

period.

10.1.3.4 Non-Stop Operation

In Watchdog Mode, a Halt instruction is regarded

as illegal. Execution of the Halt instruction stops

further execution by the CPU and interrupt ac-

knowledgment, but does not stop INTCLK, CPU-

CLK or the Watchdog Timer, which will cause a

System Reset when the End of Count condition is

reached. Furthermore, ST_SP, S_C and the Input

Mode selection bits are ignored. Hence, regard-

less of their status, the counter always runs in

Continuous Mode, driven by the internal clock.

The Output mode should not be enabled, since in

this context it is meaningless.

Figure 88. Watchdog Timer Mode

TIMER START COUNTING

WRITE WDTRH,WDTRL

WD EN=0

WRITE AAh,55h

INTO WDTRL

RESET

SOFTWARE FAIL

(E.G. INFINITE LOOP)

OR PERIPHERAL FAIL

VA00220

PRODUCE

COUNT RELOAD

VALUE

COUNT

ST92F124 数据表(PDF) 160 Page - STMicroelectronics

ST92F124 数据表(HTML) 160 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载