数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF5083H/5V2/F3 数据表(PDF) 58 Page - NXP Semiconductors

部件名 PCF5083H/5V2/F3
功能描述  GSM signal processing IC
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCF5083H/5V2/F3 数据表(HTML) 58 Page - NXP Semiconductors

Back Button PCF5083H/5V2/F3 Datasheet HTML 54Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 55Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 56Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 57Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 58Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 59Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 60Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 61Page - NXP Semiconductors PCF5083H/5V2/F3 Datasheet HTML 62Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 136 page
background image
1996 Oct 29
58
Philips Semiconductors
Objective specification
GSM signal processing IC
PCF5083
9.1.6
SYSTEM CONTROLLER INTERFACE
The PCF5083 parallel port is used for communication with the P90CL301 System Controller (SC) which is compatible
with the 68000 family microcontrollers. Details about interfacing are described in Chapter 10.
The host port of the DSP has three internal registers:
1. PI; 16-bit parallel input register (write-only)
2. PO; 16-bit parallel output register (read-only)
3. PIOS; 5-bit parallel I/O Status/Control register (see Table 50).
The 16-bit words of registers PI and PO are transferred in two access cycles of 8-bits. The LOW byte/HIGH byte selection
is controlled with HA0 and with bit 5 of the PIOS register, PLSB. For correct interrupt generation the transfer order should
be HA1 and HA0 = 00; then HA1 and HA0 = 01 (see Table 48).
Table 48 Host port register addressing
Table 49 Status/Control Register (PIOS)
Table 50 Description of PIOS bits
PLSB
HA1
HA0
DESCRIPTION
STATUS REGISTER PIOS
CHANGE
0 (1)
0
0
access PI/PO HIGH (LOW) byte
no change
0 (1)
0
1
access PI/PO LOW (HIGH) byte
PISE = 0 or POSF = 0
X
1
0
reserved
no change
X
1
1
read status register PIOS
no change
76543210
−−−
PLSB
PORQEN
PIRQEN
POSF
PISE
BIT
NAME
DIRECTION
DESCRIPTION
7
−−
These three bits are not used.
6
−−
5
−−
4
PLSB
read
This bit controls the parallel transfer order. When PLSB = 1; the LSB is
transferred first. The reset value is a logic 1.
3
PORQEN
read/write
When PORQEN = 1; PORQN is enabled. The reset value is a logic 0.
2
PIRQEN
read/write
When PIRQEN = 1; PIRQN is enabled. The reset value is a logic 0.
1
POSF
read
When POSF = 1; the Output Register (PO) is full. The reset value is a
logic 0.
0
PISE
read
When PISE = 1; the Input Register (PI) is empty. The reset value is a
logic 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com