数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS73211 数据表(PDF) 41 Page - OSRAM GmbH

部件名 AS73211
功能描述  XYZ True Color Sensor with I²C Interface
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  OSRAM [OSRAM GmbH]
网页  http://www.osram.com
标志 OSRAM - OSRAM GmbH

AS73211 数据表(HTML) 41 Page - OSRAM GmbH

Back Button AS73211 Datasheet HTML 37Page - OSRAM GmbH AS73211 Datasheet HTML 38Page - OSRAM GmbH AS73211 Datasheet HTML 39Page - OSRAM GmbH AS73211 Datasheet HTML 40Page - OSRAM GmbH AS73211 Datasheet HTML 41Page - OSRAM GmbH AS73211 Datasheet HTML 42Page - OSRAM GmbH AS73211 Datasheet HTML 43Page - OSRAM GmbH AS73211 Datasheet HTML 44Page - OSRAM GmbH AS73211 Datasheet HTML 45Page - OSRAM GmbH Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 66 page
background image
Document Feedback
AS73211
Functional Description
Datasheet
• PUBLIC
DS000556
• v3-01 • 2018-Feb-07
65
│ 40
I²C (pins SCL and SDA) should be considered, especially regarding to noise environments and EMC
in PCB design. For the I²C interface timing diagram and its timing specification please see Figure 7 .
Clock stretching is not supported by the AS73211. I²C commands towards AS73211 takes effect after
the end of the I²C write cycle (I²C Stop condition).
Each data transfer begins with a start (S) condition, defined by a high to low transition of SDA while
SCL is high. The transfer is terminated by a stop (P) condition, which is defined by a low to high
transition of SDA while SCL is high. A repeated start condition (Sr) can be generated instead of a stop
condition, if the transfer should be continued with a new data block. The start and repeated start
condition are functionally equivalent.
Figure 38:
Start and Stop Conditions of the I²C Bus
After the protocol started, the data at pin SDA must be stable as long as the high phase of I²C clock at
pin SCL takes. The change of the communication data at pin SDA is only allowed during the low
phase of SCL clock.
Figure 39:
Bit
– Transfer on I²C Bus
Each data transfer consists of 1 byte, which has to be followed by an acknowledge bit (A) (see Figure
40). The bits arrive with the MSB first. The acknowledge signal shall be pulled low by the receiver
during the high period of the ninth clock pulse while the transmitter releases the SDA line. When SDA
stays high during the ninth clock pulse the not acknowledge signal (NA) is output. After the not
acknowledge signal the master generates either a stop or a repeated start condition depending on
whether the master either wants to abort or start a new transfer. In case of the AS73211 as slave a not
acknowledge (NA) is only generated if the device address did not match.
Sr
P
S
SDA
SCL
S = START
condition
Sr = repeated START
condition
P = STOP
condition
SCL
SDA
data line
stable;
data valid
change
of data
allowed



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com