TCS3530 datasheet(27/106 Pages) OSRAM

27 / 106 page

Page 26

Datasheet, Public

Document Feedback

[v3-00] 2023-Jun-23

TCS3530 − Register O ver view

OSCEN Register

Figure 23:

OSCEN

Note(s):

1. Return to the Register Map (0x7F).

ENABLE Register

Figure 24:

ENABLE

Note(s):

1. Return to the Register Map (0x80).

Addr: 0x7F

OSCEN

Bit

Field

Reset

Type

Bit Description

7:3

Reserved

2PON_INIT

This bit is “1” after power on for about 300μs. The device

will not respond to any I²C/I3C bus traffic. It can be used

for power on polling.

OSCEN_STATUS

Oscillator Enable. The I²C/I3C access to all clocked

registers is disabled, if the oscillator is turned off.

0OSCEN

R/W

Oscillator Enable. Writing a “1” activates the oscillator.

Writing a “0” disables the oscillator.

Note, that “PON” in register 0x80 also indicates when the

oscillator is on and the internal state-machine is enabled

and operating. This operation is temporarily disabled by

“SAI” in register 0xA1 while the oscillator keeps running

(e.g. for single-shot measurements).

Addr: 0x80

ENABLE

Bit

Field

Reset

Type

Bit Description

7Reserved

6FDEN

R/W

Flicker Detection Enable. Writing a “1” activates flicker

detection. Writing a “0” disables flicker detection.

5:2

Reserved

1AEN

R/W

ALS Enable. Writing a “1” enables ALS/Color. Writing a “0”

disables ALS/Color.

0PON

R/W

Power ON. When asserted, the internal oscillator is activated,

allowing timers and ADC channels to operate. Writing a “0”

disables the oscillator and clears PEN, and AEN. Only set this

bit after all other registers have been initialized by the host.

TCS3530 数据表(PDF) 27 Page - OSRAM GmbH

TCS3530 数据表(HTML) 27 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载